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Abstract
Design and Implementation of the Main Controller of a Solid-State
Transformer
L.M. Schietekat
Department of Electrical & Electronic Engineering,
University of Stellenbosch,
Private Bag X1, Matieland 7602, South Africa.
Thesis: MScEng (E&E)
December 2011
The Solid-State Transformer (SST) is presented as an alternative to the traditional Line-Frequency
Transformer (LFT) used for voltage-level transformation in distribution grids. The LFT tech-
nology is highly matured which results in low costs and high efficiency. The SST however, in-
troduces several advantages compared to the LFT, some of which are input unity power-factor,
near perfect output-voltage regulation, frequency variation as well as harmonic filtering.
The SST consists of three power-electronic converter stages: The input stage, the isolation
stage and the output stage. The input and isolation stages are implemented with a multilevel-
converter topology incorporating a converter-stack for each phase. Each stack consists of N
converter building blocks, called cells. In this thesis the design and implementation of the main
controller is presented. The main controller, together with N cell controllers, is responsible for
the control of the cells within the respective stack. Three main controllers are thus implemented
within the SST.
Each cell consists of an Active Rectifier (AR) and a DC-DC Converter (DC-DC). The SST
control design thus starts with the AR control which is subsequently expanded to Cascaded
Active-Rectifier (CAR) control. Design is completed with the addition of the DC-DC control.
Time domain simulations of the AR- and CAR-control are presented and discussed. Test mea-
surements, verifying functionality of each control design-phase, are presented and discussed.
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Uittreksel
Ontwerp en Implementasie van die Hoofbeheerder van ’n
Drywingselektroniese Transformator
(“Design and Implementation of the Main Controller of a Solid-State Transformer”)
L.M. Schietekat
Departement Elektries & Elektroniese Ingenieurswese,
Universiteit van Stellenbosch,
Privaatsak X1, Matieland 7602, Suid Afrika.
Tesis: MScIng (E&E)
Desember 2011
Die Drywingselektroniese Transformator (DET) word voorgestel as ’n alternatief vir die Lyn
Frekwensie Transformator (LFT) wat gebruik word vir spannings-vlak tranformasie op dis-
tribusie vlak. The LFT tegnologie is ver gevorderd wat ly tot hoë effektiwiteit en lae kostes.
The DET bied wel voordele soos intree eenheids arbeid faktor, na aan perfecte uittree-spannings
regulasie, frequensie variasie sovel as harmoniese filrteering.
Die DET bestaan uit drie drywingselektroniese omsetter stadiums: Die intree-stadium, die
isolasie-stadium en die uittree-stadium. The intree- en isolasie-stadiums word geïmplimenteer
met ’n multivlak-omsetter topologie wat bestaan uit ’n omsetter-stapel vir elke fase. Elke stapel
bestaan uit N omsetter boustene wat selle genoem word. In hierdie tesis word the ontwerp
en implementasie van die hoofbeheerder voorgestel. Die hoofbeheerder, tesame met N selbe-
heerders, is verantwoordelik vir die beheer van elke sel in die spesifieke stapel. In die DET
word daar dus drie hoofbeheerders gebruik.
Elke sel bestaan uit ’n Aktiewe Gelykrigter (AG) en ’n GS-GS omsetter (GS-GS). Die DET
beheerontwerp begin dus met die (AG) beheer wat daarna uitgebrei word na Kaskade Aktiewe
Gelykrigter (KAG) beheer. Die beheer ontwerp word voltooi deur die byvoeging van die GS-
GS beheer. Tyd-gebied simulasies van die AG- en KAG-beheer word voorgelê en bespreek.
Toetsmetings wat die funksionaliteit van elke beheer ontwepsfase verifeer, word voorgelê.
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Chapter 1
Introduction
1.1 Introduction to the Line-Frequency Transformer
The LFT plays a major role in power transmission systems. Alternating Current (AC) power
systems were made more attractive than Direct Current (DC) power systems by the development
of the commercially practical transformer by William Stanley in 1885. When load levels and
transmission distance increased in the late 1800’s, the DC system failed economically. This
was due to the high I2R losses and I·Z voltage drops. These problems were overcome by the
AC system, together with its transformer. Defined power levels are obtained with low current
levels, by means of high voltage levels, as shown in:
P = I×V (1.1.1)
LFTs used in power systems, transform AC current and voltage to optimal levels for the
generation, transmission and distribution of power. Modern LTFs have ratings of up to 1300
MVA and beyond [1].
Figure 1.1 depicts a practical model of a single-phase two-winding transformer. This model
differs from the ideal transistor model in that it addresses winding resistance, core permeability,
flux leakage and power losses in the core. R1 accounts for the series resistance and jX1 accounts
for the flux leakage of winding 1. R2 and jX2 similarly account for winding 2. Since the trans-
former core permeability, µc is finite, Ie is defined as the exciting current. This current comprises
of a core loss current, Ic, and a magnetizing current, Im. The shunt resistor with a conductance,
Gc, thus accounts for the power loss through hysteresis and eddy currents within the core. The
shunt inductor with a susceptance, Bm, accounts for the power required to magnetise the core.
R1 R2
Gc
jX1 jX2
-jBm
Ic Im
Ie
N2
N1( )I2I1 I2
+
_
E1
+
_
E2
+
_
V2
+
_
V1
N1 N2
Figure 1.1: Practical Transformer Model [1]
1
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The LFT-type of interest in this study, is the distribution transformer. The purpose of this
transformer-type is to transform the primary voltage of the distribution system to the utilisa-
tion voltage level. Distribution transformers are manufactured for a range of applications. In
figure 1.2 some of these application-specific distribution transformers are depicted[2].
(a) (b) (c) (d)
Figure 1.2: Distribution Transformers: (a) Pole-Type; (b) Pad-Mounted; (c) Vault-Type; (d) Submersible
LFT technology is a mature field with very high efficiency. This maturity is also accountable
for the relatively low price of LFTs. There are however several drawbacks to LTFs as listed
below [1][3][4][5][6]:
• Non-Perfect Voltage Regulation: The LFT output voltage is load dependent. This volt-
age regulation is furthermore inversely proportional to the LFT power rating. Since dis-
tribution LFT’s are commonly not very large, their voltage regulation is mediocre.
• Current Distortion: The output current is a representation of the input, which leads
to harmonic propagation between the primary and secondary. However, output spectral
distortion still occurs, even with a perfectly sinusoidal input. This is due to the non-
linearity of the B-H curve, representing the permeability of the transformer core.
• Protection: There is no output protection against power-system disruptions or overloads.
Neither is there system protection against secondary faults. This is caused by the the lack
of energy storage and active control within the LFT.
These drawbacks impact severely on power quality. Drawbacks of a different nature include
the environmental issue regarding large quantities of mineral oil as dielectric and the sheer size
and weight of an LFT. All the mentioned drawbacks, together with the recent advancements in
power semiconductors, have rekindled interest in the SST as replacement for the LFT.
1.2 Introduction to the Solid-State Transformer
The SST concept as alternative to the LFT was mentioned as early as the 1980’s, when re-
searchers proposed a power-electronic step-down transformer for naval purposes [7]. The gen-
eral SST concept is based on AC-AC transformation with an intermediate High Frequency (HF)
AC stage, to reduce the size of the isolation transformer. As depicted in Figure 1.3, the SST can
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 1. INTRODUCTION 3
Input Stage Isolation Stage
Output 
StageHV AC LV ACHV DC LV DC
Figure 1.3: Three Stage SST Concept
be broken down into three stages, each consisting of a power-electronic converter configuration
[3].
The input stage consists of a unity power-factor rectifier, converting the single- or three-
phase HV AC, to HV DC. The operation of the isolation stage can be split into 3 steps. Firstly
the HV DC is converted to HF AC. Secondly the HF AC is transformed across a HF isolation-
transformer. Finally the HF AC is re-rectified to bipolar LV DC. The output stage converts the
bipolar LV DC to single- or three-phase LV AC. All three stages are actively controlled, which
leads to key SST advantages as listed below [4]:
• Input unity power-factor: The input stage controls the input current, drawn from the
HV supply, making it sinusoidal. The SST can be a resistive, capacitive or inductive
load by configuring the input current to be in-phase, leading or lagging, compared to the
supply voltage. This achieves a certain degree of reactive power compensation.
• Near perfect output voltage regulation: The output stage controls the single- or three-
phase output voltage instantaneously.
• Frequency variation: The input and output stages can be configured independently to
operate at different frequencies. The consumer can, for example, be supplied with a line
frequency output, transformed from a different frequency supply. A different frequency
output can also be obtained, transformed from a line frequency supply.
• Output short circuit protection: The output stage limits the output current during a fault
condition. The input current is thus not affected.
Energy storage can be added in the form of bus capacitors on the HV and LV DC buses.
This SST feature adds more key advantages as listed below [4][8]:
• Input voltage dip and swell compensation: The output stage creates the output voltage
from the LV DC energy-storage capacitor voltage. The DC voltage is controlled, at a
predefined average value, by the isolation stage. This means that the output voltage is
immune to input voltage dips and swells, within the designed range.
• Harmonic filtering: Harmonic propagation is prevented between the input and output, in
either direction. This filtering is jointly performed by the energy-storage capacitors and
active control.
The isolation stage splits the SST into an HV side and an LV side. The SST concept can
thus also be depicted as shown in Figure 1.4. The problematic aspects of this concept fall in
two categories: The high voltage-levels of the LF-AC to HF-AC converter, and the isolation
and parasitic issues of the HF transformer [5]. A multilevel converter is thus proposed for the
HV side to clamp the voltage across each solid-state switch. This reduces the required switch
blocking-voltage.
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Figure 1.4: Two side SST Concept
The three basic multilevel-converter topologies are the diode-clamped, capacitor-clamped
and the cascaded converter. A three-level diode-clamped converter is shown in Figure 1.5(a).
The voltage, Van, can be equal to
Vdc
2 , 0 or
−Vdc
2 , hence three-levels. The key components are the
diodes D1 and D1′. These diodes clamp the voltage across each switch to only half the DC bus
voltage. For example, the voltage across a and 0 is Vdc, when S1 and S2 turn on. During this
scenario, D1′ clamps the voltage across S1′ and S2′, so that S1′ blocks the voltage across C1 and
S2′ blocks the voltage across C2.
Figure 1.5(b) depicts a three-level capacitor-clamped converter, also known as a flying-
capacitor converter. This converter works in much the same way as the diode-clamped con-
verter, in that the voltage, Van, can also be one of the three values,
Vdc
2 , 0 or
−Vdc
2 . The voltage
across the switches is however clamped by clamping capacitors. There is only one switching-
configuration requirement, that the switch pairs, S1 and S1′, etc. should be switched as alternate
pairs.
The diode- and capacitor-clamped converters are further discussed in [6]. The cascaded
converter topology is discussed in Section 1.3.1. The three converters are compared with each
other in terms of cost and complexity in [5].
S1
S2
S1'
S2'
D1
D1'
C1
C2
Vdc n a
0
Vdc
2
Van
(a)
S1
S2
S1'
S2'
C2
C2
Vdc n a
0
Van
(b)
C1
Vdc
2
-Vdc
2
-Vdc
2
Figure 1.5: (a) 3-level Diode-Clamped Configuration; (b) 3-level Capacitor-Clamped Configuration
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1.3 Topicality of Study
1.3.1 SST Topology of Interest
This thesis is part of a project aimed at designing, developing and testing a three-phase SST at
distribution level. Due to the findings in [5], the series-stacked converter topology is used to
account for the high input voltage level. This topology is also known as the cascaded converter
topology. Figure 1.6 depicts the topology with three converter stacks, one per phase-arm. Each
converter stack consists of N converter building-blocks, called cells. These cells convert the
line-frequency HV AC, Vac, to LV DC. The SST input is connected in star with each stack input
connected in series. This splits the line to neutral input-voltage among N cells. The stack output
is connected in parallel to the LV DC inverter bus, Vib, which facilitates the high current output
of the stack. The Three-Phase Inverter (TPI) converts the LV DC to three-phase line-frequency
LV AC, for residential use.
Cell A1
Cell A2
Cell AN
Cell B1
Cell B2
Cell BN
Cell C1
Cell C2
Cell CN
3 Phase 
Inverter
VA
VB
VC
Vib
+
_
Vac
ILB
ILA
ILC
Figure 1.6: Three-Phase SST Topology
A closer look will reveal that each cell consists of two back-to-back full-bridge converters
as shown in Figure 1.7. The front-end converter is an AR, which converts the line-frequency
AC to DC, the cell bus-voltage, Vcb. The AR is responsible for input unity power-factor, through
input-current control, and cell bus-voltage control. The back-end converter is a DC-DC con-
verter and consists of a full-bridge converter, an isolation transformer, a passive rectifier and
an output filter. The DC-DC converter is responsible for driving power across the isolation
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transformer, through control of the transformer input current, while implementing inverter bus-
voltage control.
Vcb
+
_
Vac Vib
+
_
Active-Rectifier DC-DC Converter
IL
Figure 1.7: Cell Configuration
The TPI consists of three half-bridge converters and an output filter as shown in Figure 1.8.
This topology provides a neutral point to the load which is equivalent to the output configuration
of a distribution LFT.
Load
Vib
2
-Vib
2
Vib
+
Figure 1.8: Three-Phase Inverter Configuration
1.3.2 Topology Advantages
The proposed SST topology has several advantages above and beyond the general SST advan-
tages mentioned in Section 1.2. These advantages are briefly discussed below:
• Modularity: The topology of interest is highly modular. The input and isolation stages
consist of a number of identical cells. This has numerous advantages for example, a faulty
cell can automatically be shut down and isolated from the, still functioning, system. This
cell can be swapped with a new or refurbished cell. The SST can be tailored for a specific
input voltage-level by simply adding or removing cells.
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 1. INTRODUCTION 7
• Single-Phase or Three-Phase Operation: The SST is able to facilitate a single-phase
or three-phase input since the total number of cells present in the SST all feed a single
DC bus, Vib. The SST is able to facilitate single-phase and three-phase output since the
TPI consists of three half-bridge converters. When a fault condition occurs on a single
phase, the three-phase inverter can shut that phase down without disrupting the other two
phases.
• High Input Stage Switching Frequency: The cascaded ARsin each phase-arm, are
switched in an interleaved fashion, as discussed in Section 5.2.1. This increases the
switching frequency of each input stage to N× far with far defined as the switching fre-
quency of each AR respectively. The increased switching frequency leads to a reduction
in the required input-stage inductor size.
• Reduced Input-Stage Inductor Isolation: The input-stage inductor can be split into
N smaller inductors to configure them as input-inductors of each AR respectively. This
increases the modularity of the input stage and reduces the isolation requirements of the
inductors, due to the multilevel characteristic of the SST.
• Smaller High Frequency Transformer: The DC-DC converter’s high switching fre-
quency drastically reduces the size of the isolation transformer. This reduces core loss
and magnetising loss. The isolation stage is incorporated in the cascaded cells. Each
isolation-transformer input-voltage is thus N-times smaller than the total bus-voltage of
the stack. This reduces the required isolation between the primary windings. The isola-
tion requirement between the primary and secondary windings is however not reduces by
the cascaded topology.
1.3.3 Control Hardware Scheme
There are several system parameters which require control within the SST topology. These
parameters include the three input-inductor currents of the isolation stage, ILa, ILb and ILc, the
bus voltage of each cell, Vcb, the transformer input-current of each cell, It , the TPI bus voltage,
Vib, and the TPI output voltages, Va, Vb and Vc. The proposed control scheme includes a Cell
Controller (CC) for each cell, a Main Controller (MC) for each phase and a TPI controller
for the output stage. Figure 1.9 depicts this control scheme with the arrows indicating the
communication network between controllers.
The CC adds to the prominent SST topology-advantage of modularity. The functionality of
the CC can be grouped into three categories as listed below. It is responsible for:
• Measurements: Measuring cell parameters and measurement processing.
• Communication: Relaying the processed measurements to, and receiving control infor-
mation from the specific MC.
• Control: Facilitating control-loop segments and thus, together with the MC, controlling
the input and isolation stages.
The MC, using the CC as cell interface, is responsible for the prominent SST advantage of
facilitating input unity power-factor. The MC functionality can be grouped into six categories
as listed below. It is responsible for:
• Measurements: Measuring phase parameters and measurement processing.
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Va
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Controller
s
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Figure 1.9: Control Hardware Scheme
• Communication: Relaying control information to, and receiving processed measurements
from the respective CCs. There is also communication between MCs and between an MC
and the TPI controller.
• Control: Facilitating the greater part of the input- and isolation-stage control.
• Fault Handling: Handling faults detected through MC, CC and TPI-controller measure-
ments.
• Data logging: Logging system parameters in non-volatile memory.
• External communication: Relaying fault warnings to the utility and logged data to a
download storage-device.
The TPI controller is responsible for the prominent SST advantage of perfect output
regulation. The functionality of the TPI controller can also be grouped into three categories as
listed below. It is responsible for:
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• Measurements: Measuring TPI parameters and measurement processing.
• Control: Facilitating the output-stage control.
• Communication: Relaying fault indications to, and receiving control-start information
from an MC.
1.3.4 Topology Challenges
There are a few challenges in developing an SST. There are also a few topology-specific chal-
lenges in developing the SST topology of interest, as with any new development. Some of these
are listed below:
• Voltage Balancing: There are several active balancing techniques for cascaded convert-
ers however, natural voltage balancing mechanisms have been identified in cascaded ARs
[9], and in cascaded back-to-back converters [10]. These mechanisms require certain
control and switching schemes.
• Complex Control: All three SST stages require control. Each phase of the input stage
is jointly controlled by N CCs and one MC. These controller phase-groups are also re-
sponsible for the control of each isolation-stage phase. The output stage is controlled
by the TPI controller. The input-stage output serves as the isolation-stage input, and the
isolation-stage output serves as the output-stage input. This requires the careful design of
three control systems functioning in harmony.
• Complex Communication: Communication is required between controllers to facilitate
the three control systems, together with fault handing. It consists of 3N communication
channels between CC and MC, 2 channels between MC and MC and 1 channel between
TPI controller and MC. Each channel consists of one send and one receive fibre.
• Large Number of Measurements: The advantages of system modularity are paired with
the challenge of administrating a large number of measurements. There are at least two
measurements required from each cell as control inputs, namely the cell bus-voltage,
Vcb, and the isolation transformer input current, It . Additional measurements are also
advised for fault handling, e.g. strategically chosen temperature measurements. Each
MC measures the input-inductor current and input voltage of its respective phase. The
inverter bus-voltage is also measured.
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1.4 System Parameters
The parameters needed to characterise the SST broudly are listed below:
Parameter Symbol Value Units
3-Phase Input Line-Voltage Vac 6.6 kV rms
3-Phase Output Line-Neutral Voltage Va,Vb,Vc 230 V
SST Power Rating PSST 60 kW
Input Frequency fin 50 Hz
Output Frequency fout 50 Hz
Number of Cells per Phase N 15 Units Max
AR Switching Frequency far 20 kHz
DC-DC Switching Frequency fdc 15 kHz
TPI Bus-Voltage Vib 800 V
Table 1.1: SST System Parameters
1.5 Study Objectives
The aim of the author is the design and implementation of the SST main controller. The ob-
jectives can be split into three categories, namely hardware, control firmware and peripheral
firmware. The MC hardware block-diagram is depicted in Figure 1.10.
The hardware objectives include the design, populating and testing of PCBs, as listed below:
• The measurement PCBs, converting two single-ended measurements to differential sig-
nals and scaling a third differential measurement.
• The controller PCB, including a Field Programmable Gate Array (FPGA), a measurement
acquisition system, an interface to the fibre-optic interface PCB and peripheral hardware.
The peripheral hardware includes a memory system, a real-time clock and a USB inter-
face.
• The fibre-optic interface PCB, facilitating fibre-optic transmitters and receivers as well as
an interface to the controller PCB.
The control firmware includes the control systems of the input- and isolation-stage and the
objectives are as listed below:
• Input-Stage Control: Responsible for input unity power-factor and the cell bus-voltage
control.
– Investigate control strategies to identify the most suited control method.
– Simulate the proposed strategy with computer simulation software to establish the-
oretical functioning.
– Implement the proposed strategy in VHDL, to be uploaded to the MC and CC FP-
GAs1.
1This Objective is jointly accomplished, together with [11]
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Figure 1.10: Simplified MC Hardware Block Diagram
– Test the proposed strategy with physical test-setups 2.
• Isolation-Stage Control: Responsible for transforming the power across the isolation
barrier through control of the transformer input current, while controlling the TPI bus-
voltage.
– Investigate control strategies to identify the most suited control method2.
– Simulate the proposed strategy with computer simulation software to establish the-
oretical functioning2.
– Implement the proposed strategy in VHDL to be uploaded to the MC and CC FP-
GAs2.
– Test the proposed strategy with physical test-setups2.
The SST Peripheral functionality can be classified as functionality above and beyond the
three-phase HV to LV transformation. The peripheral firmware together with the peripheral
hardware is responsible for this functionality. The related objectives are listed below:
• Implement an interface, in C programming-language, to utilise the memory system.
• Implement an interface, in C programming-language, to utilise the real-time clock.
• Implement an interface, in C programming-language, to utilise the USB interface.
• Implement an operating system, in C programming-language, to manage housekeeping.
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1.6 Thesis Overview
The literature review in Chapter 2 starts with a discussion regarding average current-mode con-
trol. The key differences between voltage- and current-mode control are firstly identified, after
which the benefits of current-mode control are discussed. Current-mode control is then split
into peak- and average- current-mode control and the basic operation of each mode of control
is explained. The disadvantages of peak current-mode control and the advantages of average
current-mode control are listed. It is concluded that average current-mode control is the most
applicable with regard to the AR control scheme.
The existence of natural voltage-balancing is investigated within two converter topologies:
A CAR which is represented by a two-AR stack and two separate loads and a cascaded back-to-
back converter which is represented by a two cell-stack and an output-parallel load. A converter
model is incorporated consisting of an ideal transformer with a time-varying turn ratio depen-
dent on the converter switching-function. This model is expanded for each converter topology
to a circuit model representing total- and difference-parameters. Frequency-domain analysis
leads the quantification of a weak- and strong rebalancing mechanism within a CAR and a
second order rebalancing equation for a cascaded back-to-back converter. Weak rebalancing
is only present with interleaved switching. The existence of natural voltage-balancing is thus
confirmed and quantified.
The literature review is concluded with a discussion regarding a discrete-time modelling
technique for modelling PWM comparators. The norm is to linearise this comparator together
with the power stage as a linear gain. This model accuracy lessens at frequencies higher than the
switching frequency and it does not account for frequency anomalies caused by PWM compara-
tors. The discrete-time model however, accounts for PWM signals having image components
at even harmonics of the switching frequency as well as aliasing of high frequency components
down to the lower frequencies. The discrete model is incorporated in the current-loop to es-
tablish a single-frequency stimulus small-signal response. This model is a functional tool in
shedding light on the sampling effects of PWM comparators. It can however not be used as a
compensator design-tool because the compensator transfer-function is required to quantify the
model in the first place.
The focus in Chapter 3 is on the main controller hardware design. The hardware is cate-
gorised as measurements, controller PCB and fibre-optic interface PCB. The measurement PCB
designs are explained with emphasis on measurement noise and Electromagnetic Interference
(EMI) prevention as well as protection circuitry. Each measurement channel starts with a mea-
surement PCB followed by a scaling and sampling process implemented on the controller PCB.
This PCB design is discussed in terms of the FPGA and its supporting circuitry, the sec-
ondary measurement-circuitry, the parallel communication, the peripheral circuitry and the
Double Data Rate (DDR) memory. The parallel communication facilitates the link between the
FPGA and the fibre-optic interface PCB. It accounts for voltage-level differences between PCBs
as well as a degree of FPGA protection. The peripheral circuitry is classified as circuitry adding
functionality above and beyond the SST three-phase voltage step-down. It consists of flash
memory, a real-time clock and a USB interface. The non-volatile flash memory is incorporated
to facilitate data storage and a real-time clock is incorporated to facilitate data time-stamping.
The USB interface is incorporated to facilitate data download to any USB storage device. The
peripheral circuitry is thus centred around data capture and download for analytical and statisti-
cal use. DDR memory is incorporated to achieve a higher level of firmware and software design
freedom. Emphasis is placed on PCB design aimed at preserving DDR signal-integrity.
The fibre-optic interface PCB design is discussed in terms of its requirements established by
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the total SST communication layout. The design is also steered by the bidirectional fibre-optic
channel, as design building block, as well as the interface between this PCB and the controller
PCB.
In Chapter 4, the AR role within the SST is explained, after which its control scheme is
discussed. The choice of unipolar voltage switching, with the implementation of two PWM
carriers, is explained. The double-loop control scheme is designed by first separating the inner
current-loop. The current-loop plant is linearised using a state-space averaging technique and
the current-loop compensator is subsequently designed. This design utilises graphical methods
guided by an analog-control criterion. The voltage-loop is then separated from the control
scheme and the voltage-loop plant is linearised through circuit analysis and time averaging over
a relatively long period. Graphical methods utilising the MATLAB© SISO design tool are then
used to design the voltage-loop compensator.
Time domain simulations are presented to verify control functionality. A current-loop simu-
lation is presented to emphasise the system startup-transient and the system response to current-
loop reference steps. An AR simulation, incorporating the current- and voltage-loop, is pre-
sented to emphasise the system startup-transient and the system response to load steps.
The control implementation within the MC and CC is explained in terms of the current-loop,
voltage-loop, startup sequence and error handling. The current-loop discussion highlights the
input inductor-current measurement scaling proses, the current-loop compensator implemen-
tation process and the particular PWM communication protocol. The voltage-loop discussion
highlights the voltage-loop compensator implementation and the input-voltage scaling process.
The startup sequence is explained in terms of the state progression, starting with the ping state,
the initialise state, the active state and the shutdown state. Errors are classified as measurement
errors and system errors and the system response to such errors is explained.
Test measurements are presented to confirm control-system functionality as a whole as well
as successful control and circuit implementation. The tests presented are similar to the simula-
tions presented earlier in the chapter. Normal system behaviour as well as the system response
to current-loop reference steps is examined, while only implementing the current-loop. The
system startup transient as well as the system response to load steps is examined, while imple-
menting the complete control system.
The CAR role within the SST is explained after which the AR-control expansion is dis-
cussed in Chapter 5. The AR-control system is expanded to facilitate the control of N ARs.
Interleaved switching, with the implementation of N PWM carrier-pairs, is explained. The
double-loop control scheme is designed by first separating the inner current-loop. The current-
loop plant model is obtained by expanding the AR current-loop plant model with a time averag-
ing technique. The current-loop compensator is redesigned, again utilising graphical methods
guided by an analog-control criterion. The voltage-loop is then separated from the control
scheme and the voltage-loop plant model is obtained. The AR voltage-loop plant model is
expanded in the same manner as done for the current-loop. Graphical methods utilising the
MATLAB© SISO design tool are used to redesign the voltage-loop compensator.
Time domain simulations are presented to verify control functionality and natural voltage
balancing in a two AR stack with two separate loads. A simulation is presented to emphasise the
system startup-transient and natural voltage balancing with equal loads. Another simulation is
presented to emphasise the system response to load steps in terms of natural voltage rebalancing.
The load steps are implemented by stepping one of the two loads which qualifies in an external
perturbation causing a voltage imbalance. Natural voltage rebalancing is then observed when
the load is stepped back. The result is compared to the findings in Section 2.2.
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The control implementation within the MC and N CCs is explained in terms of the current-
loop, voltage-loop, startup sequence and error handling. The current-loop and voltage-loop
discussions highlight the changes made in control firmware to facilitate the expanded control
scheme. The startup sequence is explained in terms of the state progression, with emphasis on
the modifications to accommodate N ARs. The system response to measurement errors and
system errors is explained with emphasis on the modifications to accommodate N ARs.
Test measurements are presented to confirm control-system functionality as a whole, suc-
cessful control and circuit implementation as well as natural voltage balancing and rebalanc-
ing. The tests presented are similar to the simulations presented earlier in the chapter. The
system startup transient including natural voltage balancing is examined, while implementing
equal loads. The system response including natural voltage rebalancing is examined, while im-
plementing load steps. The natural voltage rebalancing result is compared to the findings in
Section 2.2.
In Chapter 6, the DC-DC role within the SST is explained after which its control scheme
is discussed. The double loop control scheme incorporates an outer voltage-loop and an inner
current-loop which consists of three parallel current-loops. The current-loop design is explained
in [12] and the voltage-loop design is started by separating it from the control scheme. The
voltage-loop plant is linearised through circuit analysis and time averaging over a relatively long
period. Graphical methods utilising the MATLAB© SISO design tool are then used to design
the voltage-loop compensator. The fact that the AR voltage-loop and the DC-DC voltage-loop
influence each other is considered within this design.
The implementation of the DC-DC control, in parallel with the AR control, within three
MCs and 3N CCs is explained in terms of the current-loop, voltage-loop, startup sequence
and error handling. In the voltage-loop discussion the TPI bus-voltage scaling process and the
voltage-loop compensator implementation are highlighted. The startup sequence is explained in
terms of the state progression, with emphasis on the modifications to accommodate N DC-DC
converters. The system response to measurement errors and system errors is explained with
emphasis on the modifications to accommodate N DC-DC converters.
Three tests are presented to confirm control-system functionality as a whole as well as other
aspects distinctive to each respective test. The first test presents a two-phase scaled SST to
verify active output-current balancing with an output-parallel load. Normal system behaviour
as well as the system response to load steps is examined. The second test presents a single-
phase full-scale SST to verify successful operation at rated input-voltage as well as successful
addition of the TPI and three-phase output load. Normal system behaviour as well as the sys-
tem response to load steps is examined. The third test presents a three-phase full-scale SST to
verify successful operation in terms of total cell bus-voltage balancing between phases as well
as active output-current balancing. Normal system behaviour as well as the system response to
load steps is examined.
The thesis conclusion obtained from these chapters is presented in Chapter 7. A compre-
hensive project conclusion is also presented where the project outcome as well as future work
is discussed.
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Chapter 2
Literature Review
2.1 Average Current-Mode Control
Two modes of control are reviewed for switching converters. These modes include voltage-
mode control, where the output voltage is regulated by controlling the switching duty cycle,
and current-mode control, where the output voltage is regulated by controlling the inductor
current via the switching duty cycle. Voltage-mode control is thus a single loop scheme while
current-mode control is a double loop scheme with an inner current-loop and an outer voltage-
loop, as shown in Figure 2.1.
CI GI
HI
HV
vOref iLref d+
_
+
_
iL
GV
vO
i-loop
v-loop
CV
Power Stage
CV
HV
vOref d+
_
vO
v-loop
(a)
(b)
GV
Power Stage
Figure 2.1: (a) Voltage-Mode Control Scheme; (b) Current-Mode Control Scheme
These two modes of control are compared in [13] where it is said that voltage-mode control
is more familiar and that current-mode control can be difficult to analyse due to its double-loop
scheme. This analysis however, is greatly simplified by recognising that the inner current-loop
can be seen as a controlled current source.
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Current-mode control also exhibits a few advantages over voltage-mode control:
• Analysing the voltage-loop, the second order system with L and C as reactive elements
becomes a single pole system dominated by the C and R parallel impedance.
• The control-to-output transfer function with current-mode control is independent of Vin,
unlike with voltage-mode control. This results in excellent line regulation1
• Proficiency with large load variation.
• Small performance deviation between continuous and discontinuous conduction mode.
• Built in current limiting.
Some switching converter applications are suited for voltage- and current-mode control.
Some switching converter applications however require current-mode control due to the need
for current as well as voltage control. The AR is an application where the input current is con-
trolled to be sinusoidal and in phase with the input voltage while the output voltage is controlled
to have a predefined average value. Current-mode control can be divided into three categories
namely peak-, average- and hysteretic current-mode control.
The first two current modes of control are compared in [14] with the key differences de-
picted in Figure 2.2. In peak current-mode control the switch current is often measured2 and
compared to the voltage-compensator output, uV . This comparison determines when the switch
is turned off. A clock determines when the switch is turned on and thus determines the switch-
ing frequency. In average current-mode control the inductor current is directly measured and
compared to the voltage-compensator output. The current error is fed to a high gain integrating
current compensator. This compensator output, uV , is then compared to a carrier signal, vs, to
determine the switch gating signal, g.
t
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+
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+
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+
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uI vsvL
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g
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t
1
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1
0
uI
t
g
vL
Ts
t0
1
0
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(b)(a)
Figure 2.2: (a) Peak Current-Mode Control Scheme; (b) Average Current-Mode Control Scheme
1Line regulation is defined as the change in output voltage caused by a change in input voltage.
2The switch current is equal to the inductor current while the the switch is turned on.
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Peak current-mode control exhibits a few disadvantages:
• It requires a very high-bandwidth current sensor.
• It has poor noise immunity because the instantaneous current measurement is compared
to the voltage-compensator output. System noise, such as spikes generated as the switch
is turned on, can cause subharmonic oscillation.
• The control is inherently unstable with subharmonic oscillation, when the duty ratio is
greater than 0.5. This instability can be removed with slope compensation where a com-
pensating ramp is applied to the PWM comparator. The required slope of this ramp
however, is not constant for all converter topologies.
• The peak-to-average current error in AR converters is of concern. The peak current tracks
its reference, however the average current does not. This error is more severe at discon-
tinuous conduction mode.
Average current-mode control overcomes these disadvantages with its high gain integrating
current compensator. The gain and bandwidth of this compensator can be adapted for optimum
performance. The adapted bandwidth can be approximately equal to the peak current-mode
control bandwidth, however the low frequency gain will be much greater. Average current
mode control exhibits the following advantages:
• It displays excellent noise immunity because the carrier signal drops to its lowest value
when the switch is turned on. This value is sufficiently far away from the corresponding
current-compensator output value.
• Slope compensation is not required, however to avoid instability, there is a limit to the
adapted current-loop gain at the switching frequency.
• The average current tracks its reference with high accuracy, even in discontinuous con-
duction mode.
It is concluded from these two comparisons that current-mode control, in general, offers
great advantages when controlling switching converters. The advantages in utilising average
current-mode control to control the SST AR are also apparent. This is because of the importance
of effective SST input-current control. The DC-DC controller, on the other hand, might make
use of either peak- or average-current mode control.
2.2 Natural Voltage Balancing
All multilevel-converter topologies require some clamping mechanism to distribute the voltage
equally among the different levels. The SST includes three stacks of cascaded back-to-back
converters, one stack per phase. There are several active balancing techniques for cascaded
converters, however natural balancing mechanisms are identified and analysed for cascaded
ARs[9] as depicted in Figure 5.1, and cascaded back-to-back converters[10] as depicted in
Figure 6.2.
The cascaded AR study models a single full-bridge converter as an ideal transformer. This
transformer has a time varying turn-ratio dependent on the switching function s(t). The model
is expanded to model two cascaded ARs with the circuit shown in Figure 2.3.
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Figure 2.3: Circuit Model of Two Cascaded Active-Rectifiers
To study the unbalance in the circuit, the model is again expanded to a circuit in terms of
d and t parameters. Figure 2.4 depicts this circuit with vd the difference, or unbalance, voltage
and vt the total voltage. The switching functions and loads are represented as:
st =
1
2
(s1+ s2) sd =
1
2
(s1− s2) (2.2.1)
Gt =
R1+R2
2R1R2
Gd =
R1−R2
2R1R2
2st(t):1
vt
2vin
iin
Gt
C
2sd(t):1
vd Gt
C
2L2r
1
1
id
VtGd
VdGd
Figure 2.4: Circuit Model of Two Cascaded Active-Rectifiers in Terms of d and t Parameters
The circuit is analysed in the frequency domain with vin defined as a DC source and the two
ARs operating at constant and equal duty cycles, d. The input inductor-current can be found as:
Iin =
Vin−VtSt (ω)−VdSd (ω)
Z (ω)
(2.2.2)
Z (ω) = r+ jωL
The current id can thus be written in terms of vin, vt and vd , where * denotes the convolution
operator:
Id (ω) =
(
2
Vin
Z (ω)
∗Sd (ω)
)
−
(
2Vt
St
Z (ω)
∗Sd (ω)
)
−
(
2Vd
Sd
Z (ω)
∗Sd (ω)
)
(2.2.3)
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The steady-state influences on id are examined and it is found that the source Vin and the
value of Vt have no influence on this current. It is however found that id is influenced by vd and
is always negative. This current thus always extracts unbalance energy from the vd capacitor.
The current id is defined as:
Id = Vd
sin2 (pid)r
4pi4L2 f 2s
: with interleaved switching (2.2.4)
Id = 0 : with ordinary switching
with fs defined as the switching frequency. Interleaved switching is explained in Sec-
tion 5.2.1. With ordinary switching, sd = 0 and therefor Id = 0 under all circumstances.
The Vd steady state value is established to be zero with equal loads, R1 and R2, and alter-
natively a function of the unequal loads. Analysis of rebalancing after an external perturbation
with ordinary switching yields the, always present, strong rebalancing mechanism:
vd(t) =Vd(0)e−
t
τ (2.2.5)
τ=
C
Gt
(2.2.6)
with Vd(0) representing the initial deviation from steady state. To study any rebalancing
separate from the strong rebalancing mechanism, the ARs are unloaded with R1 = R2→ ∞ and
Gt → 0. The analysis after an external perturbation yields the weak rebalancing mechanism:
vd(t) =Vd(0)e−
t
τ (2.2.7)
τ≈ sin
2 (pid)r
4pi4L2 f 2s
(2.2.8)
It is concluded that unloaded rebalancing is not possible with ordinary switching. During
loaded interleaved operation the rebalancing is due to a combination of the weak and strong re-
balancing mechanisms. The strong rebalancing mechanism dominates due to the dimensioning
of the load and filter components determining the strength of the strong and weak rebalancing
mechanisms respectively.
The cascaded back-to-back converter study also models a single full-bridge converter as an
ideal transformer. This transformer has a time varying turn-ratio dependent on the switching
function s(t). The model is expanded to model two cascaded back-to-back converters with the
circuit shown in Figure 2.5. The front end of each converter is an AR, operating as a boost
converter, back-to-back to a DC-DC converter connected in output parallel.
To study the unbalance in the circuit, the model is again expanded to a circuit in terms of
d and t parameters. Figure 2.6 depicts this circuit with vd the difference, or unbalance, voltage
and vt the total voltage etc.
The circuit is analysed in the frequency domain with the AR switching function attained
from a main controller. The DC-DC converters operate with interleaved switching, at equal and
constant duty cycles, d. A numerical solution for the AR switching functions is approximated
and the DC-DC switching functions are expressed in exponential Fourier form. It is shown by
combining these switching functions that vd is zero at steady state.
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Figure 2.5: Circuit Model of Two Cascaded Back-To-Back Converters
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Figure 2.6: Circuit Model of Two Cascaded Back-To-Back Converters in Terms of d and t Parameters
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It is further established that the current through the capacitor, Cd , is dominated by the DC
term of the difference current, id . From this it is concluded that the balancing process can be
analysed using time averaging techniques within the id subcircuit. The RLC components of
this subcircuit together with the result of time averaging the switching function, St , yields the
rebalancing circuit shown in Figure 2.7. Rebalancing can thus be expressed as the second order
differential equation:
0 =
L
d2
di
dt
+
r
d2
+
1
C
∫ t
0
idτ (2.2.9)
i(0) = dId (0) ,v(0) = vd (0) (2.2.10)
d
Figure 2.7: Equavalent Rebalancing Circuit
These two studies verify the existence of natural voltage balancing within each phase stack
of the SST. The prerequisite is interleaved switching. It is also verified that the cascaded ARs
can be tested separately from the DC-DC converters while demonstrating natural voltage bal-
ancing. The only form of active balancing necessary within the SST, is thus the balancing of
the power delivered to the TPI by each phase-stack.
2.3 Discrete-Time Modelling of PWM Comparators
Control loops containing PWM comparators, as with many switching-converter controllers,
demonstrate a non-linear nature which complicates analytical analysis. These loops are con-
ventionally linearised by combining the comparator with the power stage and replacing this
combination with a linear gain. This continuous-time model has some shortcomings. The
model accuracy decreases at high frequencies, starting at the switching frequency region. This
reduces the accuracy of stability analysis. Another phenomenon which the model does not
account for, is frequency translation which causes false components and excess noise.
An ideal comparator model is proposed in [15] which includes the comparator and power
stage. This model consists of a high gain followed by saturation to the rails. The small signal
behaviour of this model is determined by comparing the outputs of two identical comparator
models operating at 50% duty cycle, as shown in Figure 2.8. The un-perturbed reference model
input is the carrier signal, c(t), with frequency, fs, while the other model input is a small-
amplitude perturbation, y(t), superimposed on the same carrier signal. The small signal PWM
response, p˜(t), is thus the difference between the perturbed model output and the un-perturbed
model output.
Figure 2.9 shows that the comparator is saturated and uninfluenced by perturbation except
for short periods of time, ∆t, at carrier zero-crossings. The comparator acts as a linear gain, G,
during these periods and a zero gain otherwise. The period can thus be expressed as:
∆t ≈ 2VDD|c˙0|G (2.3.1)
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with |c˙0| the slope of the carrier at zero-crossings.
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Figure 2.8: Ideal Compensator Small-Signal Model
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Figure 2.9: Ideal Compensator Signals
The small signal PWM response, p˜(t), is thus the product of the perturbation signal, y(t)
and a pulse train, g(t). This pulse train has a frequency of 2 fs and each pulse has a duration ∆t
and an area of:
A = G ·∆t ≈ 2VDD|c˙0| (2.3.2)
It is clear that the area of each pulse is independent of G and that ∆t → 0 for G → ∞.
This results in the approximation of g(t) as a Dirac comb. Multiplication with g(t) is thus the
equivalent of sampling at a frequency of 2 fs and subsequently multiplying with the effective
comparator gain:
K = mean [g(t)] = 2 fs ·A = 4VDD fs|c˙0| (2.3.3)
This model successfully represents the PWM comparator in that it accounts for PWM sig-
nals having image components at even harmonics of the switching frequency. It also accounts
for aliasing of high frequency components down to the lower frequency region.
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This derived framework is further examined in [16]. A method is discussed to determine
the single frequency narrow-band input/output transfer function, Ks( f ), of the comparator. The
switch-mode control-loop model consists of a comparator block, loop filter, Hs(s) and external
carrier signal, Vext(t), as shown in Figure 2.10. The comparator block includes the physical
comparator together with the switching power stage. The loop filter includes the compensator
and plant s-domain transfer functions.
Hs(s)
Vref(t) VPWM(t)
Vext(t) +Vs
-Vs
Figure 2.10: Switch-Mode Control-Loop Model
As mentioned, the comparator block is the equivalent of a sampler together with the gain,
K. This produces Dirac delta pulses which propagate through Hs(s) and are thus superimposed
on the carrier and again sampled by the comparator. This feedback loop can be represented in
discrete-time, as shown in Figure 2.11. because the comparator input is ignored at all times
except during the sampling instances.
Hs(s)
Vref(t) VPWM(t)
K
Hz(z)
VPWM(k)
Comparator 
Input
2fs
Sampling
Figure 2.11: Continuous-Discrete Control-Loop Model
The z-domain equivalent of Hs(s) is determined by the following steps:
• Expand Hs(s) into partial fractions.
• Implement transformation z = exp(s\(2 fs)), thus using the Impulse Invariance Method.
• Scale the gain down by the sample rate.
• Subtract impulse response at k = zero.
This subtraction is necessary because the feedback of the current comparator-transition cannot
affect the timing of that same transition. It does however affect the timing of following transi-
tions. The discrete time feedback loop can be expressed as the compensator transfer function:
CT F(z) =
K
1+K ·Hz(z) (2.3.4)
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The input to output transfer function of the continuous-discrete control-loop model is thus
given as:
Gre f−out(s) = Hs(s) ·CT F(z) (2.3.5)
The s- and z-domain are combined in this transfer function and it should thus be analysed
carefully. The analysis starts with a single-frequency sinusoidal stimulus as input. Its amplitude
and phase are altered by the loop filter, Hs(s), resulting in an altered sinusoidal steady-state
response. The result is sampled at 2 fs which leads to a spectrum consisting of a component
at the stimulus frequency together with spectral images at multiples of the sampling frequency.
The amplitude and phase is then modified by the z-domain loop which has a period of 2 fs.
This modification is described by CT F(z). The continuous-time output is a periodic spectrum
containing a component at the stimulus frequency and at spectral images. This output can
be observed through a narrow-band filter, centred at the stimulus frequency, to determine the
amplitude and phase modifications caused by the mixed-domain system.
The single-frequency stimulus method of analysis is used to determine the continuous-time
comparator transfer function, Ks( f ). The approach, as depicted in Figure 2.12, is to determine
the single-frequency response at both the input and output of the comparator.
Hs(s)
Vref(t)
VPWM(k)
2fs
CFT(z)
Hs(s) Ks(f)
VPWM(t)outin
Figure 2.12: Continuous Comparator Frequency Response
The comparator output frequency response is described in Eq. 2.3.5 and the comparator
input frequency response is given as:
Gre f−in(s) = Hs(s) [1−Hs(s) ·CT F(z)] (2.3.6)
This leads to the comparator transfer function:
Ks( f ) =
Gre f−out(s)
Gre f−in(s)
=
K
1+K ·Hz(z)−K ·Hs(s) (2.3.7)
while defining the stimulus frequency, f, and the sample time, Ts, as:
s = j2pi f Ts =
1
2 fs
z = esTs (2.3.8)
The entire system, as shown in Figure 2.10, can thus be evaluated in the continuous-time
domain to establish its single-frequency stimulus small-signal response. This response is valid
for any frequency, even beyond the switching frequency. Frequency images caused by the
sampling process are however not accounted for by the s-domain model.
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 2. LITERATURE REVIEW 25
As a whole this model is a functional tool. It sheds light on the underlying sampling charac-
teristics of the PWM comparator widely used in switch-mode control. The drawback however
is that the obtained s-domain frequency-response cannot simply be used in the compensator de-
sign process. This is because Hs(s) contains the compensator transfer function which means that
this transfer function is required before elicitating Ks( f ) and the s-domain frequency response.
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Main Controller Hardware Design
3.1 Introduction
The Main Controller (MC), together with the Cell Controller (CC)’s is responsible for the con-
trol of the input and isolation stages. To accomplish this jointly, three ingredients are necessary:
measurements, calculations and communication. The MC thus comprises of three measure-
ment PCBs, a fibre-optic interface PCB and the controller PCB. Figure 3.1 depicts the basic
MC structure.
Figure 3.1: Main Controller Block Diagram
The measurement PCB’s convert the measurements from the single-ended analog domain
to the differential analog domain and interface with the controller Printed Circuit Board (PCB).
Here the measurements are further converted to the digital domain and are used as inputs to
the control strategies. The outputs of the control strategies are, in turn, interfaced with the
fibre-optic PCB. This PCB converts the outputs to the optic domain for communication with
the respective CC’s and between the fibre-optic PCB’s of each phase.
In this chapter the design of the MC hardware present in a single phase is described. The MC
requirements are analysed and broken down to clarify certain design and component decisions.
The hardware discussed is tripled in the full-scale Solid-State Transformer (SST), one set is
implemented for each phase. There are a few features that are not directly tripled. They are
noted clearly.
26
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3.2 Measurements
The measurements needed for the control strategies are taken from different physical locations
within the SST. This leads to the unfortunate necessity of lengthy conducting wires from where
the measurements are taken, to the MC. Differential interfaces are thus used to minimize the
even-order harmonics and maximize common-mode noise immunity of the different measure-
ments. A Measurement PCB is placed as close as possible to where the physical measurement is
taken, to convert it to a differential pair signal. Listed below are the five measurements needed
as input for the control strategies:
• Input-inductor current IL
• Input voltage Vac
• Cell bus-voltage Vcb
• Isolation-transformer input current It
• Three-phase inverter bus-voltage Vib
The MC measures IL, Vac and Vib. These measurement PCB’s will be discussed in the
sections to follow. The Vcb and It measurements for each Cell are taken by the respective CC.
This is because these measurements are physically located on each Cell and are in the close
vicinity to the respective CC.
3.2.1 Input-Inductor Current Measurement
The input-inductor current is measured using an LTS 6-NP[17] LEM current transducer. This
device converts the current measurement to a voltage output and supplies galvanic isolation1
between its primary and secondary circuits. This specific current transducer was chosen for its
primary current measuring range (±19.2 A) which is close enough to the input current parame-
ter, as listed in Table B.3. It has a Bandwidth (BW) of 100kHz which is sufficiently higher than
the current measurement sampling frequency, discussed in Section 4.4.1. The third important
characteristic is voltage isolation. The device is rated at 3 kVRMS. This is lower than the input
voltage parameter, as listed in Section 1.4, which means that extra isolation or an innovative
measurement technique is necessary.
The function of the input-inductor current measurement PCB is to convert the single-ended
input, received from the current transducer, to a differential, common-mode2 output. The
THS4521[18] fully differential op amp is used for this function. This device has several ad-
vantages, however only three are of interest here. It is a very low-power device which only uses
a single supply and it offers a rail-to-rail output. It is also used in other applications within the
MC where some of the other advantages are utilised. The op amp designed gain is discussed in
Appendix A.1.1.
The current transducer output has a common-mode voltage of 2.5 V and the ADC, discussed
in Section 3.3.2, has a common-mode input of 2.5 V. The common-mode voltage, through-
out the measurement channel, is thus 2.5 V. The op amp on the measurement PCB requires
a common-mode reference voltage which is supplied by a REF1004-2.5[19] reference diode.
1No current flow from one section to the next, only energy and/or information exchange by other means,
electromagnetic in this case.
2The voltage common to the positive and negative differential signal which is coupled into the signals by the
op amp.
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This device offers a high accuracy reference voltage (±20 mV) at a low operating current. It
also has an excellent temperature characteristic (5 mV maximum drift from -55 ◦C to 125 ◦C).
The input-inductor current measurement PCB is shown in Figure 3.2.
Connection to LEM 
PCB
Connection to 
Controller PCB
Figure 3.2: Input-Inductor Current Measurement PCB
The output of this PCB is fed to the Controller PCB using an 8-core twisted-pair cable,
terminated by RJ-45 connectors on both ends. Two cores are used for the differential pair signal
and two cores are used for the 5 V PCB supply voltage. The remaining four cores serve as
ground connections. The measurement signals transported together with power and ground
lines in a twisted-pair fashion, further counteract Electromagnetic Interference (EMI).
An unforeseen high-frequency op amp oscillation was detected during the hardware testing
phase. This oscillation is due to the op amp driving a capacitive load, the twisted-pair cable
connecting the input-inductor current measurement PCB and the controller PCB. A 1st order
low-pass filter is implemented between the op amp and this cable as a solution to the oscillation.
The filter is discussed in Appendix A.1.2.
3.2.2 Input-Voltage Measurement
The input voltage is measured with one of two strategies, one being the use of a Voltage Trans-
former (VT). This strategy will be used where the SST is implemented in the field. The VT
steps down the input voltage with a winding ratio of more or less:
N1
N2
=
100
1
(3.2.1)
The second strategy for measuring the input voltage is used in the SST development stage. A
standard 230 V line-to-neutral source is stepped up with a transformer to generate the required
input voltage, as listed in Section 1.4. This means that the 230 V input can be measured directly
with the input-voltage measurement PCB.
As with the input-inductor current measurement PCB, the function of the input-voltage
measurement PCB is to convert the single-ended input, received from the VT or test supply, to
a differential, common-mode output. Again the THS4521 fully differential op amp, together
with the REF1004-2.5 reference diode, is used for this function. The op amp designed gain
for the test-supply measurement strategy is discussed in Appendix A.2.1. The input-voltage
measurement PCB is shown in Figure 3.3.
The output of this PCB is fed to the Controller PCB in the same manner as with the input-
inductor current measurement PCB. An issue of concern, which is not present on the input-
inductor current measurement PCB, is the high input voltage. This voltage will be in the order
of 100 V which is scaled to the range of 0 V to 5 V. The problem arises when connection to the
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Connection to 
Controller PCB
Connection to 
VT/Test Supply
Figure 3.3: Input-Voltage Measurement PCB
Controller PCB is lost while the high input voltage is connected. This issue, together with the
protection-circuit solution is discussed in Appendix A.2.2.
As with the input-inductor current measurement PCB, an unforeseen high-frequency op amp
oscillation was detected during the hardware testing phase. This oscillation is due to the op amp
driving a capacitive load, the twisted-pair cable connecting the input-voltage measurement PCB
and the controller PCB. A 1st order low-pass filter is implemented between the op amp and this
cable as a solution to the oscillation. The filter is discussed in Appendix A.2.3.
3.2.3 Three-Phase Inverter Bus-Voltage Measurement
The TPI bus-voltage measurement is an instance of hardware which is not tripled for the three
phases. Unlike the previous two measurement PCB’s, there are no conversion strategies present,
such as a VT or current transducer. The input of this PCB is directly connected to the three-
phase inverter bus. This bus is at the potential of 800 V, as listed in Section 1.4, which means
extra care is taken with the design of the PCB to provide sufficient distance between component
terminals with high potential-differences.
The function of the TPI bus-voltage measurement PCB is to convert the high-voltage dif-
ferential input, received directly from the inverter bus, to a differential, common-mode output.
Again the THS4521 fully differential op amp, together with the REF1004-2.5 reference diode,
is used for this function. The op amp designed gain is discussed in Appendix A.3.1. The
bus-voltage measurement PCB is shown in Figure 3.4.
Connection Vib
Connection to 
Controller PCB
Figure 3.4: Three-phase Inverter Bus-Voltage Measurement PCB
The output of this PCB is fed to the Controller PCB in the same manner as with the input-
voltage measurement PCB. The high input voltage is also of concern. The problem arises when
the connection to the Controller PCB is lost while the high input voltage is connected. This
issue, together with the protection-circuit solution is discussed in Appendix A.3.2.
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3.3 Controller PCB
The controller PCB is where the main control strategies, as well as the peripheral functions, are
implemented. Hardware is therefor present to handle measurement inputs, calculations, outputs
and peripheral and supporting functionality. In the following sections the functionality and
implementation of this hardware are discribed in detail. The controller PCB hardware block
diagram is shown in Figure 3.5 and Figure 3.6 is a photograph of the controller PCB.
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Figure 3.5: Controller PCB Hardware Block Diagram
3.3.1 Field Programmable Gate Array and Supporting Circuitry
The design process involving the Field Programmable Gate Array (FPGA) together with its
supporting circuitry is described in this section. Figure 3.7 depicts the controller PCB hardware
in question:
The current trend among the digital-control community is to use either an FPGA or a Digital
Signal Processor (DSP) or a combination of the two, for their control needs. The most promi-
nent differences are that a DSP is a specialized form of processor programmed in a sequential
programming language and an FPGA is a form of highly configurable hardware configured in
a hardware discription language [20]. The belief, up until recent years, is that if an applica-
tion requires complex calculation, a DSP is the answer. If an application requires high-speed
and possibly repetitive calculations, an FPGA is the answer. The decision, however, is not so
clean cut. Most engineers choose an FPGA over a DSP on Millions of Instructions per Sec-
ond (MIPS) comparison where FPGA technology is continually advancing in performance and
density. This choice has come at a price. Designers who think in terms of software are forced
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Figure 3.6: Controller PCB Photograph
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Figure 3.7: Controller PCB Hardware Block Diagram: FPGA
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to think in terms of logic gates and Very-High-Speed Integrated Circuit Hardware Description
Language (VHDL) code. Fortunately it is now possible to have the best of both worlds with
algorithms available as Intellectual Property (IP) together with tools for incorporating IP into
FPGA designs [21].
The Cyclone III EP3C25QP240 FPGA from Altera was chosen. This third-generation Cy-
clone series is cost-optimized and memory rich. Its prominent attributes are listed below [22],
p17:
• 24,624 Logic elements
• 594 Kbits of memory
• 66 Multipliers
• 4 PLLs
• 148 I/O Pin count
• Support for high speed memory interfaces
• Broad spectrum of pre-built and verified IP cores
• NIOS II embedded processors
A NIOS II processor system is a microcontroller equivalent implemented on a single Altera
chip. It refers to a NIOS II processor core, on-chip memory, a set of on-chip peripherals and
interfaces to off-chip memory. The NIOS software is developed in an environment based on the
GNU’s Not Unix (GNU) C/C++ tool chain and Eclipse Integrated Development Environment
(IDE) [23].
The FPGA uses volatile SRAM cells to store configuration data. The configuration data
must thus be downloaded to the FPGA at every power up. The active serial configuration
scheme together with a Joint Test Action Group (JTAG) scheme is used for this function[22],p281.
The active serial scheme uses the EPCS16[24] external serial flash memory configuration de-
vice to configure the FPGA. The JTAG scheme, on the other hand, uses a 10-pin download
cable, together with a USB-Blaster, to access the .jic or .so f file. The file is downloaded di-
rectly to the FPGA’s internal serial flash loader which is a bridge between the JTAG interface
and the active serial interface. The serial flash loader then programs the EPCS16 which, in turn,
programs the FPGA at the next power up.
The remaining supporting circuitry includes the FPGA input clock oscillator, the supply
supervisor and two indication LEDs. The 20 MHz CTZ FBC 20.0000[25] clock oscillator,
with a accuracy of 100 Parts per Million (ppm), is chosen with the following in mind: The
Phase-Locked Loop (PLL) input frequency specification of 5-472.5 MHz, the ADC maximum
sampling frequency of 53 MHz and available internal clock frequencies with PLL clock devi-
sion and multiplication. The TPS3106K33[26] supply supervisor monitors the 3.3 V VCCIO
and the 1.2 V VCCINT of the FPGA and triggers a reset when VCCIO drops below 2.941
V or VCCINT drops below 0.551 V. This reset signal should preferably be connected to the
DEV-CLRn pin of the FPGA which is a chip-wide reset that clears all registers.
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3.3.2 Measurement Conversion
The MC is responsible for three measurements, as discussed in Section 3.2. The three mea-
surement PCB outputs are received on the controller PCB as differential inputs. Each one of
these signals has secondary measurement circuitry located on the controller PCB, as shown in
Figure 3.8. This circuitry consists of a differential op amp to scale the signal to the correct
input voltage levels for the Analog to Digital Converter (ADC). The digital output of the ADC
is directly connected to the FPGA where the measurements are used as inputs to the control
strategies. This circuitry is explained in the following paragraphs.
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Figure 3.8: Controller PCB Hardware Block Diagram: Measurement Conversion
As with the measurement PCBs, the THS4522 op amps are used to scale the measurement
signals. The last digit of the op amp product-code indicates that there are two op amps per
package. This package can be used because all three secondary measurement circuits are lo-
cated next to each other and so only two Integrated Circuit (IC)’s are used. The op amp gains
of the input current, input voltage and the bus-voltage secondary measurement circuits are dis-
cussed in Appendix A.4.1, A.5.1 and A.6.1 respectively.
The ASD807[27] ADC is used in the secondary measurement circuits because of its fast
sampling capabilities minimizing the delay from measurement to control output. It has a differ-
ential input, a 12-Bit output and a maximum sampling rate of 53 MHz. The designed sample
rate of each secondary measurement circuit is dependent on the control strategies. The ADC has
a pipelined architecture with a six clock cycle, input to output, delay. This means that each dig-
ital sample value is available six clock cycles after the sample is taken. This concept is depicted
in Figure 3.9. The remaining ADC conversion parameters are discussed in Appendix A.7.1 and
the ADC clock termination is discussed in Appendix A.7.2.
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Figure 3.9: Pipeline Timing Diagram
There are two low-pass filters present in each of the secondary measurement circuits. Both
are 1st order filters. The first is incorporated in the op amp circuit to prevent high frequency
noise. The second is incorporated with the ADC analog-input capacitance. It is prescribed
in [27] to a series resistor between the op amp and the ADC to decouple the op amp output
from the capacitive load of the ADC to avoid gain peaking. This resistor and the capacitive load
doubles as the second low-pass filter with an extra shunt capacitor to adjust its cut-off frequency.
The filter designs of the input-inductor current, input voltage and the bus-voltage secondary
measurement circuits are discussed in Appendix A.4.2, A.5.2 and A.6.2 respectively.
The ADC and the two op amps jointly form a sufficiently differential measurement channel.
The only single ended section of the channel is the section between the physical measurement
and the respective measurement PCB. This differential nature minimizes even-order harmonics
and delivers an excellent common-mode noise immunity, as mentioned in Section 3.2. Fig-
ure 3.10 depicts the structure of all three measurement channels3 where A1 and A2 are op amp
gains and RATIO is the ADC conversion ratio.
A1
Op Amp1 ADC
Single 
Ended Input
Differential 12 bit Digital
Output
LPF LPF
A2
Op Amp2
RATIO
Figure 3.10: Measurement Channel Structure
3.3.3 Parallel Communication
The parallel communication starts at the MC FPGA and continues through a parallel interface to
the fibre-optic interface PCB, as shown in Figure 3.11. The communication continues through
fibre-optic cables to the respective CCs. The hardware aspects of this communication are further
explained in the following paragraphs.
The FPGA Input/Output (I/O) banks used for the parallel communication are 3.3 V banks.
The fibre-optic interface PCB, on the other hand, operates at 5 V. This leads to the imple-
mentation of an interface between these FPGA I/O banks and the fibre-optic interface PCB.
The interface has a second, very important, purpose. It serves as isolation between the FPGA
and the fibre-optic PCB and so protects the FPGA I/O pins from any over voltage or current
3The TPI bus-voltage measurement channel however, has a differential input.
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Figure 3.11: Controller PCB Hardware Block Diagram: Parallel Communication
spikes which may occur on the fibre-optic PCB. The FPGA outputs are interfaced using three
74ACT11244[28] octal buffers. These components operate at 5 V with a minimum high-level
input voltage of 2 V. This means that a 3.3 V logic high, from the FPGA, will be transformed
to a 5 V logic high for the fibre-optic drivers, discussed in Section 3.4.1. The FPGA inputs are
interfaced using three SN74LVC4245A[29] level shifters. These components have two separate
voltage rails, one 5 V and one 3.3 V rail, thus shifting the 5 V logic high, from the fibre-optic
receivers, to a 3.3 V logic high for the FPGA inputs. All six ICs are enabled and the level shifter
directions are set indefinitely because there is no need to control these parameters.
The parallel communication can now be broken down into 17 separate bidirectional chan-
nels, 15 for CC’s4. The signal in the forward direction starts at the MC FPGA and continues
to an octal buffer, a fibre-optic driver, a fibre-optic transmitter, through an optic fibre and to the
CC. On the CC, the signal continues through a fibre-optic receiver, to a peripheral driver and to
the CC FPGA. This half of the bidirectional channel is depicted in Figure 3.12.
Optical
Transmitter ReceiverBuffer
FPGA
Driver
FPGA
Cell ControllerMain Controller
Driver
Figure 3.12: Bidirectional Communication Channel: Forward Signal
4For information on the remaining two channels, refer to Section 3.4
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The signal in the reverse direction starts at the CC FPGA and continues to a fibre-optic
driver, a fibre-optic transmitter, through an optic fibre and to the MC. On the MC, the signal
continues through a fibre-optic receiver, a level shifter and to the MC FPGA. This half of the
bidirectional channel is depicted in Figure 3.13.
Figure 3.13: Bidirectional Communication Channel: Reverse Signal
3.3.4 Peripheral Circuitry
The peripheral circuits are classified as the circuits adding extra functionality to the SST above
and beyond the three-phase high-voltage transformation to three-phase line-voltage. This func-
tionality includes the communication to any Universal Serial Bus (USB) interfaced device, data
storage as well as data time-stamping, as shown in Figure 3.14. These circuits are further dis-
cussed in the following paragraphs.
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Figure 3.14: Controller PCB Hardware Block Diagram: Peripheral Circuitry
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Data is stored using non-volatile memory to preserve saved data even during a main-supply
interruption. This is important because the most important data is the data leading up to a
primary trip which may trip the main-supply. This data will be carefully examined to help
determine the reason for the primary trip. The 16 Mega Bit (Mb) M25P16[30] serial flash
memory IC is thus used for this function. It communicates with the FPGA through a Serial
Peripheral Interface (SPI) interface with a 50 MHz maximum clock rate.
A measurement would be of little interest without its corresponding time. It is thus very
beneficial to have the real time available on the MC. It can be used to monitor operational pa-
rameters at specific times or for specific periods of time for analytical and statistical use. An
example would be to monitor the power usage throughout the day, or the difference in power
usage at different stages of the year. The data captured is thus paired with time-stamps using
the extremely accurate DS3232[31] Real-Time Clock (RTC)5. It is clocked with an integrated
temperature-compensated crystal oscillator which enhances its long-term accuracy. The de-
vice is also equipped with supply-monitoring circuitry, incorporating a backup-battery input to
maintain accuracy even with main-supply interruptions. This RTC maintains real time from the
decade to the second, compensating for months with less than 31 days as well as leap years. It
communicates with the FPGA through an Inter-Integrated Circuit (I2C) bidirectional interface.
Saving time-stamped data is only part of the process. The data should be made available
for analysis. This is done with a USB interface which adds the functionality to download
data via a USB cable to a laptop or even incorporate a bluetooth or Global System for Mobile
Communication (GSM) device for this purpose. This interface can be used for live measure-
ment download during development stages and communication between the SST and the utility
during field operation. The USB interface is established with an FT232R[32] Universal Asyn-
chronous Receiver/Transmitter (UART) to USB interface IC. It supports a transfer rate of 300
baud to 1 Mega Baud (MBd) and has a fully integrated clock. It also has an unique ID burnt
into the device during the manufacturing process which can be used for security purposes.
3.3.5 DDR Memory
A NIOS II embedded processor, as mentioned in Section 3.3.1, is utilised for various functions.
The source code written to execute these functions needs Random Access Memory (RAM) to
operate. The FPGA memory blocks can be configured as RAM, however the number of memory
blocks required by the control systems as well as the amount of RAM required by the NIOS is
not certain at the hardware design phase. External RAM is thus incorporated to achieve a higher
level of design freedom during the software design phase, as depicted in Figure 3.15. This
phase includes the control implementation as well as the NIOS design. An overlooked FPGA
hardware specification causes incompatibility between the FPGA and the RAM unit using the
current controller PCB. This means that the RAM is not used. Nonetheless, all control systems
and peripheral devices are supported in terms of required memory, but with less design freedom.
The original RAM design details are discussed in the following paragraphs.
Two aspects are taken into consideration when choosing a RAM unit. Firstly the availability
of the unit and secondly its compatibility with the FPGA. Software compatibility is not as
stringent as hardware compatibility. The RAM interface can be written from scratch, however
software-development time is greatly reduced when an ALTERA Megafunction6 can be used for
this purpose. The hardware limitations include, but are not limited to, the number of available
5[31] claims accuracy to within ±2 minutes per year.
6Pre-built intellectual property ready to incorporate straight into VHDL code or to use together with a NIOS
embedded processor.
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Figure 3.15: Controller PCB Hardware Block Diagram: DDR
FPGA I/O pins, clock rate support and the number of DQ, DQS and DM pins. These pins are
an important consideration because the FPGA has dedicated DQ, DQS and DM pins used by
the megafunction for DDR2/DDR interfaces.
The 32 Mega Byte (MB) MT46V32M8[33] Double Data Rate (DDR) Synchronous Dynamic
Random Access Memory (SDRAM) unit from Micron is thus chosen. It has a 133 MHz clock
rate, 8 DQ pins, one DQS pin and one DM pin. These specifications are compatible with the
FPGA column I/O banks7 and the RAM unit is also compatible with the megafunction for the
DDR2/DDR interface. One hardware specification was however overlooked in the hardware
design phase and surfaced during the software design phase with a Quartus compilation error.
This error states that if voltage-referenced input or bidirectional pads exist in a specific I/O
bank, five outputs are supported per 12 consecutive pads in column banks [22], p161. The
number of I/O pads used as output pads exceeds this restriction to such an extent that the RAM
cannot be used on the designed Controller PCB.
In addition to this hardware specification, there are several other design specifications re-
garding the implementation of DDR memory. Signal integrity is of concern due to the high
clock frequency of the DDR memory. At such high frequencies, PCB traces become Radio
Frequency (RF) transmission lines and cannot be treated as simple connection-wires. Sig-
nal integrity is threatened by transmission line effects and interaction between circuits [34].
Transmission line effects, such as ringing and reflection, are addressed by single-ended and dif-
ferential line-termination, as discussed in Appendix A.8.1 and A.8.2 respectively. Interaction
between circuits, such as cross talk and noise, are addressed by careful PCB layout, as discussed
in Appendix A.8.3.
7Column I/O banks include FPGA pins 1-60 and 181-240.
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3.4 Fibre-Optic Interface PCB
The control strategies require bidirectional communication between the MC and the respective
CCs. Error handling and peripheral functionality, on the other hand, require bidirectional com-
munication between the three MC’s as well as the Three-Phase Inverter (TPI) controller. The
communication channels are implemented with optic fibres to provide isolation between the dif-
ferent controllers as well as immunity to EMI. The communication channel layout is depicted
in Figure 3.16.
Fibre-Optic PCB
Phase B
Controller PCB
Fibre-Optic PCB
Phase A
Controller PCB
Fibre-Optic PCB
Phase C
Controller PCB
Three-Phase 
Inverter
Controller
CC C1 CC CNCC B1 CC BN
Direct connection
CC ANCC A1
Fibre-Optic channel
Figure 3.16: Communication Channel Layout
It is clear that the fibre-optic PCB’s of phase A and B require the most channels. As listed in
Section 1.4, the maximum number of cells per phase is 15. Therefore the maximum channels
required for a fibre-optic PCB is 17. To maintain the modular nature of the SST as well as
minimizing the PCB manufacturing cost, the three fibre-optic PCB’s are designed identically.
This means that the fibre-optic PCB of phase C has one extra communication channel.
3.4.1 Bidirectional Fibre-Optic Channel
Each channel consists of two optic fibres, one fibre for each communication direction. For each
channel, the fibre-optic PCB thus has one fibre-optic transmitter, the HFBR1528Z[35], and one
fibre-optic receiver, the HFBR2528Z[35]. Both the transmitter and receiver have a baud rate of
10 MBd. The necessity for this communication speed will become apparent in Section 4.4.1.
The SN75451B[36] driver is used to drive the fibre-optic transmitter. It is chosen due to its
sufficiently high-current switching speed. One IC consists of two drivers. Each IC thus drives
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two channels except for one, due to the uneven number of channels. The transmitter driving-
circuit design details are discussed in Appendix A.9.1. The fibre-optic receiver is extremely
easy to implement and the receiver circuit is shown in Appendix A.9.2.
3.4.2 Overall PCB Design
The fibre-optic transmitters and receivers combined, need a large PCB circumference. They are
placed on a separate PCB from the controller PCB simply to keep the controller PCB relatively
small. The fibre-optic interface PCB is shown in Figure 3.17.
Figure 3.17: Fibre-Optic Interface PCB (Top)
The two options for connecting the two PCBs are: Using ribbon cabling or using male and
female headers. Two male and female headers are chosen to keep the EMI and cross-talk8 to a
minimum by plugging the two PCB’s on top of each other. Each header has 40 pins and carries
17 signals. One male-female group carries the output signals to be transmitted and the other,
carries the input signals received. The remaining pins of the two header groups are used as VCC
and ground connections between the PCBs. Figure 3.18 depicts the two PCB plugged in.
The fibre-optic PCB has four copper layers. The top layer is dedicated to the transmitting
circuitry and the bottom layer is dedicated to the receiving circuitry. Between these layers is a
ground plane layer and a thick VCC strip layer, as can be seen in Figure 3.19.
8The disturbance caused by the electric or magnetic fields of one signal affecting an adjacent signal.
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Figure 3.18: Controller PCB and Fibre-Optic Interface PCB
Figure 3.19: Fibre-Optic Interface PCB (Bottom)
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 3. MAIN CONTROLLER HARDWARE DESIGN 42
3.5 Conclusion
The input inductor current, input voltage and TPI bus-voltage measurement channel designs
were discussed. Each channel in its entirety was covered, with emphasis on preventing noise
interference. The FPGA and incorporated NIOS II embedded processor advantages were re-
vealed. The MC peripheral functions together with their facilitating circuitry were discussed.
The DDR hardware incompatibility was explained. This drawback is not critical as it merely re-
duces the software development freedom to a still acceptable level. The complex DDR hardware
design was emphasised nonetheless. Finally the fibre-optic PCB design, as the communication
interface between MCs and between MCs and CCs, was discussed.
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Chapter 4
Active-Rectifier Control
4.1 Introduction
The input stage is situated in the high-voltage side of the SST, and converts the HV AC-input to
HV DC, as shown in Figure 4.1. This conversion is accomplished with an Active Rectifier (AR)
to facilitate unity power factor by drawing a sinusoidal input-current, as well as regulating the
HV DC output.
Figure 4.1: Three Stage SST Concept: Input Stage
A multilevel-converter topology is used to manage the three-phase HV input. The input line
to neutral voltage is split between N cascaded ARs, as depicted in Figure 4.2, which reduces
the required blocking-voltage of each switch. The isolation stage, adjacent to the input stage,
forms part of the cascaded topology. The HV DC-output of the input stage is thus also split into
N buses for each phase.
Due to the modularity of the cascaded converter topology, the input-stage control can be de-
signed for a single AR and subsequently expanded for N ARs in each phase. The proposed AR
controller incorporates a double loop control scheme. The outer voltage loop controls the cell
bus-voltage, at a predefined average-level, by manipulating the current-loop reference. It regu-
lates the sinusoid amplitude, synchronised with the input voltage, Vac. This amplitude-modified
sinusoid serves as the current-loop reference. The current loop thus controls the input-inductor
current to be sinusoidal and in phase with Vac, to facilitate unity power factor. Figure 4.3, from
the left, depicts that the cell bus-voltage feedback, vcb, is compared with the constant voltage
reference, Vcbre f , to determine the voltage error, eV . The error is converted by the voltage com-
pensator, CV , to determine the compensator output-signal, uV , representing a current-command.
This signal is multiplied with the unit-sinusoid to create the current reference, iLre f , which is
compared with the inductor current feedback, IL, to determine the current error, eI . The error is
converted by the current compensator, CI , to determine the compensator output-signal, uI , rep-
resenting an AR duty-cycle command. This signal is fed to the Pulse Width Modulator (PWM)
to determine the AR duty-cycle, d. This duty-cycle is fed to the plant, GI , which returns iL as
feedback and as input to the plant, GV , which returns vcb as feedback.
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Figure 4.2: Three-Phase Cascaded Active-Rectifier Topology
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Figure 4.3: Double-Loop Active-Rectifier Control Scheme
In this chapter the methodology followed in designing the AR control system for a single AR
is thoroughly described. Time-domain simulation results and tests measurements are presented
and explained. The control implementation is discussed with emphasis on distinctive features.
4.2 Control Design
The first step in control design is to characterise the system, including the controlled- as well
as the control system. The controlled system characterisation involves defining models for
physical components playing key roles within the system. The control system characterisation
involves defining the capabilities of the hardware available for control implementation.
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With regard to characterising the controlled system: A single AR consists of an input induc-
tor1, L, the inductor resistance, RL, a full-bridge converter and a bus-capacitor, Ccb, as shown
in Figure 4.4. The resistive load, RO, is added to the circuit to imitate power transfer from the
input-stage to the isolation-stage. The full-bridge converter consists of four switches, S1− S4,
each realised with an Insulated Gate Bipolar Transistor (IGBT) and controlled through its re-
spective gate-signal, g1−g4.
Vcb
+
_
Vac
IL
S1
S2
S3
S4
ROCcb
D1
D2
D3
D4
L
Vb
g1
g2
g3
g4
+
_
+
_Va
+
_
Vab a b
RL
Figure 4.4: Active-Rectifier Circuit Diagram
With regard to characterising the control system: As discussed in Chapter 3, the MC in-
cludes ADCs capable of sampling at 53MHz, an FPGA capable of calculations at a matched,
or higher, clock rate and 10 MBd communication between the MC and the CCs. The CCs as-
sist with the AR control and thus include the same ADCs and FPGA as the MC. Most FPGA
control-components are clocked at 10 MHz to incorporate design freedom during the control
design and testing phase. In terms of FPGA clock speeds, this is relatively slow, however,
this control-bandwidth still results in very small time delays compared to the norm of digital
controllers in power electronics.
In the remainder of this section the AR control design in terms of the two control loops, as
shown in Figure 4.3 is described, starting with the inner current-loop, and followed by the outer
voltage-loop. Each loop design entails, among other steps, linearising the respective plant, GI
and GV , and designing the respective compensator, CI and CV .
4.2.1 Pulse Width Modulator Design
PWM is how the switch duty ratio, d, is generated by comparing the compensator output to
a carrier signal. This output is also referred to as the carrier-reference. The AR full-bridge
switch topology can utilize one of two switching schemes namely, bipolar-voltage switching
or unipolar-voltage switching. As depicted in Figure 4.5, with bipolar-voltage switching the
switch pairs, (S1;S4) and (S2;S3), are treated as alternate switch pairs [37]. Switch pair (S2;S3)
is turned on when the reference is greater than the carrier, and turned off otherwise. Switch
pair (S1;S4) is turned on when the carrier is greater than the reference, and turned off otherwise.
This results in two possible Vab voltage levels, −Vcb or Vcb.
As depicted in Figure 4.6, with unipolar-voltage switching, also known as double-PWM, the
switch pairs, (S1;S2) and (S3;S4), are controlled independently [37]. However, each switch pair
1The cascaded topology can include a single input inductor per phase, or an input-inductor per AR.
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Figure 4.5: Bipolar PWM: (a) Positive Reference; (b) Negative Reference
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Figure 4.6: Unipolar PWM: (a) Positive Reference; (b) Negative Reference
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is switched as an alternate pair. This is achieved by comparing the reference signal with two
carriers. Carrier2 is phase shifted by 180◦, compared to carrier1. The reference compared with
carrier1, determines the switching state of switch pair (S1;S2). When the reference is greater
than carrier1, S2 is turned on an S1 is turned off and vice-versa, when carrier1 is greater than
the reference. The reference compared with carrier2 determines the switching state of switch
pair (S3;S4). When the reference is greater than carrier2, S3 is turned on an S4 is turned off and
vice-versa,when carrier2 is greater than the reference. This results in three possible Vab voltage
levels, −Vcb, 0 V or Vcb.
The PWM design choices are thus confined to which switching scheme to use, which carrier
waveform to use, and the implemented switching frequency, fs, where:
fs =
1
Ts
(4.2.1)
Unipolar-voltage switching is chosen because it effectively doubles the AR switching fre-
quency. It also reduces the voltage drop across the inductor, L, with respect to that of bipolar-
voltage switching [4]. The switching frequency is chosen as 10 kHz2, which leads to an effective
AR switching frequency of:
far = 2× fs = 20 kHz (4.2.2)
and effective switching period:
Tar =
1
far
= 50 µs (4.2.3)
The choices of carrier waveforms are sawtooth or triangle, thus implementing asymmetric or
symmetric PWM respectively. Asymmetric PWM yields more current harmonics however, this
is acceptable, given the high effective AR switching frequency. Additional benefits in imple-
menting asymmetric PWM include, simplified system analysis, less vulnerability to reference
ripple as well as simplified reference ripple compensation[38]. These advantages lead to the
choice of sawtooth carriers and thus asymmetric PWM.
The switching duty ratio is defined as:
d =
t1
Tar
for: Re f erence > 0 (4.2.4)
d =
t2
Tar
for: Re f erence < 0 (4.2.5)
with t1 and t2 defined in Figure 4.6.
4.2.2 Input-Inductor Design
To determine the appropriate input-inductor value, the inductor voltage-drop as well as the
inductor-current waveforms are analysed. Figure 4.7 depicts these waveforms for the first
two AR states. These AR states, together with the analysis assumptions are discussed in Ap-
pendix B.1.1. It is also assumed that the 50 Hz Vac is constant compared to the iL rate of change.
From this Figure, the inductor-current gradient during DTar is given as:
iLgradient =
Vac
L
(4.2.6)
2This frequency value is subject to change due to findings during the SST testing phase.
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Vac
vL
DTar D Tar
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Figure 4.7: Input-Inductor Voltage and Current Waveforms
and so the inductor-current ripple:
∆iL =
Vac
L
·DTar (4.2.7)
Defining the inductor-current ripple as the peak inductor-current value multiplied with the
maximum permitted ripple-percentage yields3:
L =
Vac
iLp× rip% ·DTar (4.2.8)
Using the values for Vac, iLp and D as defined in Appendix B.1.5 and Tar as defined in
Eq. 4.2.3 results in:
L = 4 mH with maximum: rip% = 10% (4.2.9)
This inductor value is subject to change during the design and testing phase as the maximum
ripple-percentage is not a fixed requirement.
4.2.3 Current-Loop Plant Linearisation
The current loop can be analysed separately from the voltage loop, as shown in Figure 4.8, with
the small AC signals denoted by "∼". A state-space averaging technique is used to obtain the
AC small-signal linear model of the plant:
CI(s) GI(s)iLref
eI uI d iL~
~ ~ ~ ~
Figure 4.8: Active-Rectifier Inner Current-Loop
3Applying the analysis assumptions, the maximum inductor-current ripple occurs at the peak inductor current
with unipolar-voltage switching
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GI(s) =
i˜L(s)
d˜(s)
(4.2.10)
where i˜L(s) and d˜(s) are the small perturbations of the input-inductor current, iL, and AR
duty ratio, d. This model includes the power stage and output filter and is linearised around a
steady-state DC operating point [37][39].
Step 1 is to determine the state variable model, describing each circuit state. These states
as well as the assumptions made for this analysis, are discussed in Appendix B.1.1 where the
following results are given:
State equations for state 1 and 2, with (A1, A2) state matrices and (B1, B2) column vectors:
x˙ = A1x+B1vac during d ·Tar (4.2.11)
and
x˙ = A2x+B2vac during (1−d) ·Tar (4.2.12)
Output equations for state 1 and 2, with (C1, C2) row vectors:
y = C1x during d ·Tar (4.2.13)
and
y = C2x during (1−d) ·Tar (4.2.14)
The system state, x, and the output, y, are defined as follow:
x =
[
x1
x2
]
=
[
iL
vcb
]
(4.2.15)
y =
[
iL
]
(4.2.16)
Step 2 is to determine an averaged description of the equations, describing the two states
in question. The equations are time weighted and averaged over one switching period, Tar,
resulting in the state equation:
x˙ =
[
A1d+A2 (1−d)
]
x+
[
B1d+B2 (1−d)
]
vac (4.2.17)
and the output equation:
y =
[
C1d+C2 (1−d)
]
x (4.2.18)
Step 3 is to separate small-signal perturbation and steady-state components. Steady-state
components are denoted with capital letters and perturbations with "∼":
x = X+ x˜ (4.2.19)
y = Y + y˜ (4.2.20)
d = D+ d˜ (4.2.21)
vac =Vac+ v˜ac (4.2.22)
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The following perturbation equations are given in Appendix B.1.2:
˙˜x = Ax˜+
[
(A1−A2)X+(B1−B2)Vac
]
d˜ (4.2.23)
y˜ = Cx˜+
[
(C1−C2)X
]
d˜ (4.2.24)
where
A = A1D+A2 (1−D) (4.2.25)
and
C = C1D+C2 (1−D) (4.2.26)
Step 4 is to transform the perturbation equations into the s-Domain, to obtain the transfer
function denoted in Eq. 4.2.10. Appendix B.1.3 results in:
GI(s) =
y˜(s)
d˜(s)
=
i˜L(s)
d˜(s)
= C
[
sI−A]−1[(A1−A2)X] (4.2.27)
Step 5 is to simplify this transfer function into symbolic form including the component sym-
bols as depicted in Figure 4.4. This is a comprehensive model-form in terms of understanding
the system behaviour, especially during the system testing stage, where system parameters may
vary from the defined steady-state DC operating point. Appendix B.1.4 results in:
GI(s) =
Vcb
L
×
s+ 2ROCcb
s2+
(
RL
L +
1
ROCcb
)
s+ RLROLCcb +
(1−D)2
LCcb
(4.2.28)
The current-loop plant thus consists of a zero and a complex pole-pair. The plant gain is
proportional to Vcb and inversely proportional to L. This is a significant characteristic in that a
change in plant gain directly alters the current-loop bandwidth.
Step 6 is to define the steady-state DC operating point and use it, together with system
parameters, to quantify this transfer function. Appendix B.1.5 results in:
GI(s) = 8.622×104× s+71.747s2+135.9s+3.508×105 (4.2.29)
which yields the linear model of the current-loop plant. The frequency response, as shown
in Figure 4.9, results in a plant resonant-frequency of:
fGIr = 93.5 Hz (4.2.30)
and a plant crossover-frequency of:
fGI = 19.4 kHz (4.2.31)
The plant model is further analysed in Appendix B.1.6, to establish its sensitivity to change
in system parameters. It is found that the only parameters to change the transfer-function fre-
quency response significantly are the input-inductor and cell bus-voltage values. It is thus
advisable to re-evaluate the plant model, once a significant variation in these parameters are
implemented.
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Figure 4.9: Frequency Response of the Current-Loop Plant Model, GI(s)
4.2.4 Current-Loop Compensator Design
Average current mode control is implemented within the inner current-loop, as discussed in
Section 2.1. This loop requires a large bandwidth to achieve optimum reference tracking, as
large as possible without causing loop instability. The current-loop compensator design thus
starts off with the analog control criterion: The amplified inductor-current downslope should
not exceed the carrier slope with which it is compared, as shown in Figure 4.10. This criterion
is a result of analog power-electronic controllers causing sub-harmonic oscillation problems
when the carrier and carrier-reference slopes are unsuitably matched.
Amplified -iL(t)Carrier1
Ts
Carrier2
1
-1
0
TariL(t)
Figure 4.10: Optimal Gain Active-Rectifier Waveforms
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 4. ACTIVE-RECTIFIER CONTROL 52
This criterion is used as a compensator-design starting point even though digital controllers
can prevent these oscillation problems. The current-loop compensator, CI(s), thus has an upper
gain limit at the switching frequency, which ultimately determines the maximum current-loop
crossover frequency [14]. The maximum inductor-current and carrier slopes are analysed in
Appendix B.2.1, which results in the optimum compensator gain:
GCIopt =
Vs · fs ·L
Vcb
= 0.232 at fs (4.2.32)
with Vs being the carrier peak-to-peak amplitude. To determine the maximum crossover
frequency, the current-loop plant transfer function of Eq. 4.2.29, is multiplied with this opti-
mum compensator gain. The result is analysed using its bode plot representation, as shown in
Figure 4.11:
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Figure 4.11: Frequency Response of: (a) GI(s); (b) GCIopt ·GCI .
The maximum crossover frequency is thus:
fc = 4497.8 Hz≈ 4.5 kHz (4.2.33)
The compensator design continues by placing a pole and a zero together with an integrator.
The zero is placed at 12 · fc providing a boost at low frequencies and its position is chosen to
increase the open-loop phase-margin. The pole is placed at 3· fc to suppress noise spikes. As
shown in Figure 4.12, this pole, zero and integrator placement result in the preliminary com-
pensator:
CI pre(s) =
s+
(1
2 · fc ·2pi
)
s(s+(3 · fc ·2pi)) ≈
s+14500
s(s+87000)
(4.2.34)
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Figure 4.12: Frequency Response of: (a) GI(s); (b) GCIopt ·GI(s); (c) CI pre(s).
The preliminary-compensator gain is analysed to determine the additional gain required to
achieve the desired closed-loop bandwidth. As shown in Figure 4.13, the compensator is thus
given as:
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Figure 4.13: Frequency Response of: (a) GI(s); (b) GCIopt ·GI(s); (c) CI(s).
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CI(s) = 15600 · s+14500s(s+87000) (4.2.35)
Figure 4.14 depicts the open-loop frequency response and Figure 4.15 depicts the closed-
loop frequency response of the current-loop.
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Figure 4.14: Frequency Response of: (a) GI(s); (b) GCIopt ·GI(s); (c) CI(s) ·GI(s).
The resulting current-loop bandwidth is:
BWI = 4.9 kHz (4.2.36)
The effect of the ever changing AR duty-cycle variable, D, on the open current-loop fre-
quency response is discussed in Appendix B.2.2. The closed current-loop response is also
analysed in this appendix.
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Figure 4.15: Closed Current-Loop Frequency Response
4.2.5 Voltage-Loop Plant Linearisation
The voltage-loop plant linearisation process involves the use of parameter values averaged over
a relatively long period. This method is suitable because of the desired low voltage-loop band-
width. The voltage loop can be analysed separately from the current loop. Separating the volt-
age loop from the double-loop control scheme is not as straight forward as doing so with the
current loop. The process is split into three steps, the first being to determine a switching-stage
transfer function, representing the transition from the peak input-inductor current, ILp, to the
cell bus input-current, Icb. The derivation of this transfer function discussed in Appendix B.3.1,
yields:
GSW (s) =
Icb
ILp
=
1−D√
2
(4.2.37)
The second step is to determine the bus-stage transfer function, representing the transition
from the cell bus input-current, Icb, to the cell bus-voltage, Vcb. The derivation of this transfer
function discussed in Appendix B.3.2, yields:
GBUS(s) =
vcb
icb
=
1
Ccb
s+ 1CcbRO
(4.2.38)
The final step in separating the voltage loop from the control scheme shown in Figure 4.3,
is to treat the control components between the signals, uV and iL, as a unity gain. These compo-
nents include the sinusoidal multiplication, the compensator, CI , the PWM generation and the
plant, GI . This substitution is possible when modelling the voltage loop, due to the high current-
loop bandwidth, in comparison. The transition from uV to iL has no impact on the voltage loop.
Combining steps one to three yields a voltage loop as depicted in Figure 4.16.
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CV
Vcbref eV uV
GV
vcb
Figure 4.16: Active-Rectifier Voltage Loop
The voltage-loop plant transfer function is thus given in symbolic form including the com-
ponent symbols as depicted in Figure 4.4:
GV (s) = GSW (s) ·GBUS(s) = 1−D√
2
·
1
Ccb
s+ 1CcbRO
(4.2.39)
Quantifying this transfer function with Eq. B.1.32 and Table B.4 yields:
GV (s) =
2083
s+35.87
(4.2.40)
The voltage-loop plant frequency response, as shown in Figure 4.17, results in a plant
crossover-frequency of:
fGV = 468 Hz (4.2.41)
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Figure 4.17: Frequency Response of the Voltage-Loop Plant Model, GV (s)
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4.2.6 Voltage-Loop Compensator Design
The outer voltage-loop controls the average cell bus-voltage value. The value is adjusted by
adjusting the peak input inductor-current value, while maintaining its sinusoidal profile. This
is a 50 Hz current profile which causes a 100 Hz bus-voltage ripple around the desired average
value. This is expected from a full-bridge rectifier. The voltage-loop should thus ignore the 100
Hz ripple to avoid distorting the controlled input inductor-current.
From Figure 4.17 it is clear that the voltage-loop compensator, CV , would have to suppress
the voltage-loop plant, GV , to lower the loop bandwidth. Graphical methods are used, utilis-
ing the MATLAB© SISO design tool to design the compensator. This includes an integrator
together with a pole at 20 Hz, to suppress noise spikes as well as current distortion. A zero is
placed at 20 / 8 Hz to provide a boost at low frequencies. The voltage-loop compensator is thus
given as:
CV (s) =
s+
(1
820 ·2pi
)
s(s+(20 ·2pi)) =
s+15.71
s(s+125.66)
(4.2.42)
Figure 4.18 shows the frequency response of the voltage-loop plant, compensator and open-
loop system.
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Figure 4.18: Frequency Response of: (a) GV (s); (b) CV (s); (c) CV (s) ·GV (s)
Figure 4.19 shows the closed-voltage-loop frequency response, resulting in a voltage-loop
bandwidth of:
BWV = 1.04 Hz (4.2.43)
The open voltage-loop as well as the closed voltage-loop response are further analysed in
Appendix B.3.3. Due to the lack of stringent voltage-loop specifications, the designed compen-
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Figure 4.19: Closed Voltage-Loop Frequency Response
sator, CV , is subject to modification. Findings during the testing phase might require changes in
terms of bandwidth and transient response. Any such modifications will be noted.
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4.3 Control Simulation
Time domain simulations are performed to verify the functionality of the designed current- and
voltage-loop. The simulation software-package used is Simplorer 8 from Ansoft LLC. The com-
pensators are implemented as time-domain transfer-function blocks, the plant is implemented
as an electrical circuit and the control-loop feedback is implemented as circuit measurements.
The compensators are designed in the continuous time domain and simulated with very small
time steps. This method is suitable because each implemented control loop is clocked much
faster than its respective bandwidth. For example, the current-loop is clocked at 10MHz, as
mentioned in Section 4.2, while it has a bandwidth in the order of a kHz as mentioned is Sec-
tion 4.2.4. A 0.1 µs clock time thus seems like continuous time in comparison with a 4.9 kHz
bandwidth.
4.3.1 Current-Loop Simulation
The current-loop simulation is a test where an AC inductor-current, IL, is drawn from a AC
input voltage, Vac. It is aimed at verifying successful circuit and control integration as well as
current-loop functionality in terms of its reference tracking ability. The various components of
this simulation, as shown in Figure 4.20, are set up as listed in Appendix B.4.1.
CI(s) PWM
iLref eI uI+
_
Vcb
+
_
Vac
IL
S1
S2
S3
S4
ROCcb
D1
D2
D3
D4
L
g1
g2
g3
g4
a
b
RL
d1d2
Figure 4.20: Current-Loop Simulation Setup
Figure 4.21 depicts the inductor-current transient response on the left and its steady-state
result on the right, together with the current reference signal, iLre f . The transient response in-
dicates a high current peak, which means a specific startup sequence will be necessary when this
test is physically implemented. The steady-state result indicates excellent reference tracking.
Figure 4.22 depicts the inductor-current maximum and minimum on the left and right re-
spectively. The switching ripple at the sinusoidal extremities, can thus be calculated as:
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Figure 4.21: Inductor Current and Current-Loop Reference
rip% =
ripmax− ripmin
iLre fp
=
5.172−4.817
5
= 7.1 % (4.3.1)
with iLre fp defined as the reference peak, ripmax defined as the maximum ripple value
around this peak and ripmin defined as the minimum ripple value around this peak. This result
is quite acceptable, although it is not the maximum ripple. Examining Figure 4.21 and 4.23, it
is found that the maximum ripple occurs at the time of maximum vcb when iL is positive, and
at the time of minimum vcb when iL is negative. Section 4.2.2 does not indicate this, due to the
analysis assumptions. It is assumed that vac is constant, compared to the iL rate of change, and
the vcb ripple effects are also ignored.
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Figure 4.22: Inductor Current and Current-Loop Reference
Figure 4.23 depicts the cell bus-voltage, vcb, transient response on the left and its steady-
state result on the right. The transient response indicates no voltage peaks and the steady state
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response indicates an acceptable average value. The expected 100 Hz voltage ripple, of a recti-
fied 50 Hz input voltage, is also clearly visible.
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Figure 4.23: Cell Bus-Voltage
Figure 4.24 indicates the small switching ripple present on the cell bus voltage.
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Figure 4.24: Cell Bus-Voltage
Figure 4.25 depicts the compensator output, uI , transient response on the left and its steady-
state result on the right, together with the two sawtooth carrier-signals. The transient response,
as with the inductor-current transient response, indicates where the AR operates as a full-bridge
passive rectifier. This operation causes uI to exceed the carrier amplitude limits, because the
current-loop attempts to control a system over which it has no control. The steady state response
has a sinusoidal shape with a 180◦ phase shift, compared to the current reference signal.
Figure 4.26 depicts the compensator-output minimum and maximum on the left and right
respectively. The compensator-output ripple indicates the effect of the compensator, on the
feedback inductor-current ripple.
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Figure 4.25: PWM Signals: (a) Carrier1; (b) Carrier2; (c) uI
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Figure 4.26: PWM Signals: (a) Carrier1; (b) Carrier2; (c) uI
The results obtained from this simulation are satisfactory in determining current-loop func-
tionality. Simulation results showing the current-loop reaction to reference steps are discussed
in Appendix B.4.2.
4.3.2 Active-Rectifier Simulation
The AR simulation is a test where an AC inductor-current, IL, is drawn from a AC input voltage,
Vac, to maintain a specific average bus-voltage, Vcb. It is aimed at verifying successful current-
and voltage-loop integration as well as voltage-loop functionality in terms of its reference track-
ing ability. The various components of this simulation, as shown in Figure 4.27, are set up as
listed in Appendix B.4.3.
Figure 4.28 depicts the vcb transient response on the left and its steady-state result on the
right. The transient response indicates acceptable voltage peaks and shows a slower bus charge-
up, compared to the current-loop simulation. This is due to the low bandwidth of the voltage-
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Figure 4.27: Active-Rectifier Simulation setup
loop. It is also clear that the AR only starts normal operation once vcb is larger than vac. The AR
operation prior to this point is analysed in the inductor-current discussion to follow. The steady
state response indicates an acceptable average value. The expected 100 Hz voltage ripple of a
rectified 50 Hz input voltage, is also clearly visible.
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Figure 4.28: Cell Bus-Voltage
Figure 4.29 depicts the iLre f and uV transient response on the left and their steady-state
result on the right. The iLre f signal is the result of uV multiplied with the unit sinusoid which
is in phase with Vac. This means that the transient response of iLre f is directly related to
the low bandwidth of the voltage-loop. The steady-state result highlights the necessity for
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this low voltage-loop bandwidth. An increase in bandwidth will cause an increase in the uV
ripple amplitude. This will, in turn, increase the harmonic distortion of iLre f and thus also the
harmonic distortion of iL.
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Figure 4.29: (a) Current-Loop Reference; (b) Voltage-Loop Compensator Output
Figure 4.30 depicts the iL transient response on the left and its steady-state result on the
right, together with iLre f . The transient response indicates high current peaks, as with the
current-loop simulation, which means a specific startup sequence will be necessary when this
test is physically implemented. The current reference transient response causes a slower current
transient response, compared to the current-loop simulation. While vcb is smaller than vac,
diodes D1−4 act as a full-bridge passive rectifier, which causes the extensive current peaks. The
steady-state result, as with the current-loop simulation, indicates excellent reference tracking.
The current ripple seems less smooth compared to the current-loop simulation. This is due to a
larger simulation time-step, required to facilitate a larger total simulation-time.
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Figure 4.30: Inductor Current and Current-Loop Reference
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Figure 4.31 depicts the compensator output, uI , transient response on the left and its steady-
state result on the right, together with the two sawtooth carrier-signals. The transient response,
as with the inductor-current transient response, indicates where the AR operates as a full-bridge
passive rectifier. This operation causes uI to exceed the carrier amplitude limits, because the
current-loop attempts to control a system over which it has no control. The steady state response
has a sinusoidal shape with a 180◦ phase shift, compared to the current reference signal.
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Figure 4.31: PWM Signals: (a) Carrier1; (b) Carrier2; (c) uI
The results obtained from this simulation are satisfactory in determining voltage-loop as
well as system functionality. Simulation results showing the system reaction to load steps are
discussed in Appendix B.4.4.
4.4 Control Implementation
The AR control strategy is jointly implemented within the MC and CC, as depicted in Fig-
ure 4.32. The input-inductor current measurement, iL(t), is sampled by the MC and subtracted
from the current-loop reference, iLre f . The error, eI , is converted by the current compensator,
CI(z), to determine the compensator output-signal, uI representing an AR duty-cycle command.
This signal is fed to the PWM to determine the point at which a state-change occurs. At this
point, uI is sent to the CC via the forward fibre of the fibre-optic channel. In the CC, uI is fed
to its PWM to determine the AR duty-cycle, D, in the form of the four gate-signals, g1−4. The
cell bus-voltage measurement, vcb is sampled by the CC and sent to the MC via the reverse
fibre of the fibre-optic channel. In the MC, vcb, is subtracted from the voltage-loop reference,
Vcbre f . The error, eV , is converted by the voltage compensator, CV (z), to determine the com-
pensator output-signal, uV representing a current-command. This signal is multiplied with the
unit-amplitude sinusoid to determine the current-loop reference, iLre f . The unit-amplitude si-
nusoid is synchronised with the input voltage, vac, which is also sampled by the MC.
All calculations are implemented using two identical FPGA’s, one on the MC and one on
the CC. All sampling is implemented using identical ADC’s. Using the same components as far
as possible has quite a few advantages, including increased modularity and shortened develop-
ment time. The FPGA’s are programmed using Very-High-Speed Integrated Circuit Hardware
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Figure 4.32: AR Control Implementation
Description Language (VHDL). This enables parallel processing as well as a modular program-
ming structure. The functionality required is implemented by programming in building blocks,
called components. These components each have an input clock and a combination of I/O ports,
used to connect components to each other. Some of these components are implemented in both
FPGA’s, which also shortens development time.
In the remainder of this section the AR control implementation is further described. Key
components of each control loop are emphasized in terms of implementation techniques and
hardware utilisation. Implementation challenges as well as their solutions are also discussed.
4.4.1 Current-Loop Implementation
The current loop is defined, in terms of implementation, as the control section from iLre f to
g1−4, as depicted in Figure 4.33. The current loop can thus be tested separately from the voltage
loop. For such a test, iLre f is set to a constant value, for a DC test, or a sinusoid with constant
amplitude, for an AC test. This sinusoid should be synchronised with Vac.
The discrete input-inductor current measurement is received from the ADC, at a 10 MHz
sample rate. Each sample is scaled to a current value represented in ampere:
iL(k) =
(ADCOUT −0x800)
RAT IO ·2 ·A2 ·A1 ·ALEM (4.4.1)
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Figure 4.33: AR Current-Loop Implementation
The hexadecimal value, 0x800, is the zero-offset of the ADC output, ADCOUT . RAT IO is
the ADC conversion ratio, as discussed in Appendix A.7.1. The factor 2 is due to the differ-
ential ADC input. A1 and A2 are the op amp gains of the measurement PCB and secondary
measurement-circuit, discussed in Appendix A.1.1 and A.4.1 respectively. The current trans-
ducer gain, ALEM, is defined as [17]:
ALEM =
(LEMOUT −Vcm)
iL
= 104.1667×10−3 (4.4.2)
Eq. 4.4.1 can thus be quantified as:
iL(k) = (ADCOUT −0x800)×9.374973×10−3 (4.4.3)
The scaled samples are subtracted from iL(re f ) to determine eI , the input of the compen-
sator, CI(z). This discrete compensator form is obtained by using the bilinear approximation
together with the c2d function in MATLAB©. The bilinear approximation utilises the s-plane
to z-plane mapping:
s =
2
T
· z−1
z+1
(4.4.4)
where T is the sample rate. Substitution of Eq. 4.4.4 into Eq. 4.2.35 yields the discrete
compensator transfer function:
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CI(z) = 7.7718×10−4× (z−0.9986)(z+1)
(z−1)(z−0.9913) (4.4.5)
which leads to the difference-equation compensator form:
uI(k) = −0.9913uI(k−2)+1.9913uI(k−1)−7.7606×10−4eI(k−2)
+1.1261×10−6eI(k−1)+7.7718×10−4eI(k) (4.4.6)
which is implemented in the compensator component, clocked at 10 MHz. The subtraction
to determine eI is also implemented in this component. The compensator output, uI(k), is
limited between 1.01 and -1.01. This limit is slightly outside the carrier amplitude-limits, to
facilitate all possible state-changes. The main function of this limit however, is to prevent the
compensator integrator-output from increasing to extreme values. When this output reaches
such extremes and the error signal changes in polarity, it has to decrease from this extreme.
The extreme decrease may cause a negative overshoot. This chain of events may cause system
instability and/or numerical overflow and it might be repeated to cause system oscillation.
The PWM component implements unipolar-voltage switching, by comparing uI(k) with
two sawtooth carriers, as explained in Section 4.2.1. The carriers are each implemented with a
counter, clocked at 10 MHz, which continuously counts from -1 to 1 after which resetting, again
to -1. The counter increment-value is calculated to produce carriers with a frequency of fs, and
the initial counter-value is calculated to incorporate a carrier phase-shift of 180◦. The PWM
component is also clocked at 10 MHz. Multisampling PWM is thus implemented, because the
entire current-loop is clocked at 10 MHz, up until and including the PWM component. This
is much faster than the carrier frequency of 10 kHz. From the PWM component, the rate of
change is dependent on the time between uI-carrier crossings. The only information required
by the CC, is thus the time of each uI-carrier crossing and the uI(k) value at that point. This
leads to the particular PWM communication protocol, as depicted in Figure 4.34.
uI Carrier1 Carrier2
com com
Figure 4.34: PWM Communication Protocol
To relay the PWM information to the CC, two package types are sent. The first is a syn-
chronise package, sent at every down-slope of carrier1. This package contains a synchronise-
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carriers command, as well as the uI value at that moment in time. The second package type
is a reference package sent at every uI-carrier crossing, excluding the crossing at the carrier1
down-slope. This package contains a reference command, as well as the uI value at that mo-
ment in time. When receiving a synchronise package4, the CC resets its carriers and updates
its uI value, whereas on receiving a reference package, the CC only updates its uI value. This
communication protocol ensures that the uI-carrier crossings and thus the system state-changes,
are implemented by the CC, exactly as they occur on the MC. The only difference is the time
delay, tcom, which is the time required to send a communication package. The uI signal is effec-
tively sampled at uI-carrier crossings and sent to the CC. The time delay is relatively small, as
discussed below, and does not have a significant effect on the AR control.
The data package is sent via two Serial Communication Interface (SCI) components5, one
on both the MC and the CC. Both these components are clocked at 80 MHz to achieve a baudrate
of 5 Mega Baud (MBd) across the fibre-optic channels. This results in a bit transfer rate of 10
MHz. The package consists of 32 bits, with 8 bits allocated to the package command, 12 bits
allocated to the AR control and another 12 bits allocated to the DC-DC control. The data is sent
least significant bit first. There is one start bit, one parity bit and two stop bits, as depicted in
Figure 4.35.
DC-DC 12 Bits AR 12 Bits Command 8 Bits
LSB MSB
Figure 4.35: Communication Package
This results in a package transfer time of:
tcom = T1+
n
10×106 +T2 = 0.05 µs+3.6 µs+0.16 µs = 3.81 µs (4.4.7)
with n defined as the number of bits in a package, T1 defined as the time from a transmit-
trigger to the start of transmission and T2 defined as the time from the end of transmission to
having data available for use in other components.
The CC PWM component implements the same switching scheme as the MC PWM com-
ponent and is also clocked at 10 MHz. The difference between these components is that the CC
component generates the gating signals, g1−4, which triggers the IGBT driver-circuits on the
cell. Both MC and CC use the same carrier generation components.
4.4.2 Voltage-Loop Implementation
The voltage loop is defined, in terms of implementation, as the control section from Vcbre f to
iLre f , as depicted in Figure 4.36.
The discrete cell bus-voltage measurement is received from the CC ADC, at a 10 MHz
sample rate. Each sample is scaled, by the CC, to a voltage value represented in volts. This
scaled measurement has a resolution of 1 V, which is sent to the MC in the AR-control allocation
in the communication package. This vcb measurement package is sent as reply to any of the
4The CC carriers are synchronised, at every MC carrier1 down-slope, to prevent carrier drift between the MC
and CC.
5Developed by [11]
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Figure 4.36: AR Voltage-Loop Implementation
two relevant packages discussed in Section 4.4.1. This reply also acts as a communication
functionality check. The MC reacts if this reply is not received within a predefined time, after
an AR-control package was sent. The MC assumes communication loss and moves to an error
state.
The MC updates its vcb(k) sample value, as the vcb measurement package is received. This
means that vcb(k) is updated four times in a 10 kHz carrier period, with only two at fixed
intervals, as shown in Figure 4.34. The samples are subtracted from the constant reference,
Vcb(re f ), to determine eV , the input of the compensator, CV (z). This discrete compensator
form is also obtained by using the bilinear approximation together with the c2d function in
MATLAB©. This compensator, together with the subtraction to determine eV , is implemented
in a single component, clocked at a much slower 20 kHz, because of its much lower bandwidth,
compared to CI(z). Substitution of Eq. 4.4.4 into Eq. 4.2.42 yields the discrete compensator
transfer function:
CV (z) = 24.931×10−6× (z−0.9993)(z+1)
(z−1)(z−0.9937) (4.4.8)
which leads to the difference-equation compensator form:
uV (k) = −0.9937uV (k−2)−1.9937uV (k−1)−24.9111×10−6eV (k−2)
+19.945×10−9eV (k−1)+24.931×10−6eV (k) (4.4.9)
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which is implemented in the compensator component. This component also limits uV (k)
between ILp and -1, which limits iL(re f ) and thus iL. The maximum limit is to protect the cell
from over-current. The maximum negative-limit is to enable the AR to dump a limited amount
of energy back into the grid, when necessary, to lower the cell bus-voltage more effectively. This
functionality is especially useful when the cell bus-voltage needs to be lowered under no-load
conditions. Another function of these limits, however, is to prevent the compensator integrator-
output from increasing to extreme values. When this output reaches such extremes and the
error signal changes in polarity, it has to decrease from this extreme. The extreme decrease may
cause a negative overshoot. This chain of events may cause system instability and/or numerical
overflow and it might be repeated to cause system oscillation.
The discrete input-voltage measurement is received from the ADC, at a 200 kHz sample
rate. Each sample is scaled to a voltage value represented in volts:
vac(k) =
(ADCOUT −0x800) ·N2
RAT IO ·2 ·A2 ·A1 ·N1 (4.4.10)
The hexadecimal value, 0x800, is the zero-offset of the ADC output, ADCOUT . RAT IO is
the ADC conversion ratio, as discussed in Appendix A.7.1. The factor 2 is due to the differ-
ential ADC input. A1 and A2 are the op amp gains of the measurement PCB and secondary
measurement-circuit, discussed in Appendix A.2.1 and A.5.1 respectively. The step-up trans-
former ratio, N2N1 , is defined as:
N2
N1
=
6600
400
(4.4.11)
Eq. 4.4.10 can thus be quantified as:
vac(k) = (ADCOUT −0x800)×2.905 (4.4.12)
The scaled samples are used to detect the vac zero-crossings to synchronize the unit-sinusoid
with vac. The clock cycles between zero-crossings are counted to determine the exact frequency
of vac. At every vac negative to positive zero-crossing, the unit-sinusoid is reset to start from
zero. Its frequency is also adjusted at this point, within a range of 47.62 - 52.63 Hz, to closely
match vac. This matched unit-sinusoid is multiplied with uV to determine iL(re f ).
The multiplication component, the unit-sinusoid component and the component responsible
for its synchronisation are all clocked at 200 kHz. There is also a component which checks
the vcb(k) sample as it is received from the CC. This component is clocked at 10 MHz. It is
thus clear that all the MC components which form part of the voltage-loop are not clocked at
the same rate. Flags are thus implemented between successive components to indicate when
a component has updated its output value. These flags are necessary to prevent FPGA timing
errors.
4.4.3 Startup Sequence
The startup sequence is defined as the sequence of events to start up the AR, from system power-
up to AR-control enable to AR-shutdown, as shown in Figure 4.37. The CC is programmed
with a . jic file which means its FPGA is automatically programmed at every power-up. This
necessitates the firmware revision check. The MC is programmed with a .so f file which means
its FPGA is programmed manually at every power-up.
As the MC is programmed, the start command is given and it opens the input relay dis-
connecting the input voltage, and initiates a time delay for the operator to do a quick visual
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Figure 4.37: AR Startup Sequence
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system check. The MC then moves to the ping state, where a ping package is sent to the CC
to confirm successful communication with a reply ping-package. If a reply ping-package is
not received within a predefined time, a second ping package is sent. A maximum of five ping
packages are sent at one second intervals before a Ping-Error is triggered and the startup process
is terminated.
Once a reply ping-package is received, the MC moves to the initialisation state where a
sequence of packages is sent. The first package is a reset-cell package followed by an ini-
tialisation package and a request-firmware-revision-number package. The reply package holds
the firmware-revision number of the firmware currently programmed on the CC. This number is
compared to the required firmware-revision number. A Firmware-Revision-Number-Mismatch-
Error is triggered if these numbers do not match and the startup process is terminated. If
the firmware-revision numbers match, the MC sends a sequence of packages containing the
measurement-limits for all the CC measurements. After all these package replies have been
received, the MC sends a Detect-Cell-Bus-Voltage-Measurement-Offset package. This triggers
the CC to measure its vcb measurement-offset, and compensate its vcb measurements in the ac-
tive state. This concludes the initialisation. The MC closes the input relay and moves to the
active state if all package replies have been received. Otherwise a Reply-Lag-Error is triggered
and the startup-process is terminated
The active state is where the AR physically starts up. A specific startup sequence is neces-
sary to prevent undesirable current peaks, as mentioned in Section 4.3.1 and 4.3.2. The key is to
precharge the cell bus-capacitor, Ccb, before the AR control is enabled. This minimises in-rush
currents and the initial error signal of the voltage loop, eV , thus minimising the overshoot of the
voltage-compensator output, uV , and in turn the overshoot of iL(re f ) and iL. Precharging Ccb
also reduces the time where vcb is less than vac, where the current-loop attempts to control a
system over which is has no control. Ccb is precharged by slowly increasing vac, from zero, to a
predefined value while the AR control is disabled. During this time the AR acts as a full-bridge
passive rectifier and the diode currents charge Ccb. There are two ways of determining when
Ccb has been precharged. One is checking the vac measurement and the second is checking the
vcb measurement. If the latter is implemented, the MC regularly sends Requesting-Bus-Voltage
packages to the CC, to check this measurement.
Once Ccb has been precharged, the Start-AR command is given and the component respon-
sible for synchronising the unit-sinusoid, is enabled. After three successfully synchronized
cycles, the AR-control components are enabled and reset and an enable-AR package is sent to
the CC. From this point the MC continually sends AR-control packages to the CC, as discussed
in Section 4.4.1, which facilitates the control of vcb at a certain average value, while drawing a
sinusoidal input-current, iL.
The AR remains in operation until a shutdown is triggered or any of the errors mentioned in
Section 4.4.4 occur. This triggers the MC to open the input relay, disconnecting the input volt-
age, and move to the shutdown state. A shutdown-AR package is sent to the CC which triggers
it to shut down the AR by disabling its AR control components and opening all AR switches.
If the shutdown was triggered by the operator reducing the input voltage to a predefined value,
the system resets and waits for the next start command. On the other hand, if the shutdown was
triggered by an error, the system terminates. At this stage the operator should determine the
cause of the error and rectify the problem.
4.4.4 Error Handling
There are quite a few aspects that may cause the AR to malfunction. These aspects include
hardware failure, hardware design mistakes, assembly mistakes, software design and imple-
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mentation mistakes. Some mistakes or failures may cause the AR to operate abnormally, but
still within acceptable ranges. Other mistakes or failures on the other hand, may cause volt-
ages or currents to exceed acceptable ranges. These may cause AR damage as well as danger
to the operator. The trouble is that the transition from safe to dangerous operation may occur
too rapidly for the operator to shut down the AR. This necessitates the implementation of error
handling firmware.
Errors can be classified as measurement errors and system errors. Measurements errors
are defined as measurements exceeding predefined limits and system errors are defined as sys-
tem malfunction. All measurements are checked for measurement errors. The measurements
checked by the CC, for AR implementation, are:
• Cell Bus-Voltage, Vcb
• Load Current6, IRo
• IGBT Heat Sink Temperature, Tsink
• Isolated Power Supply Voltage, Vips
The measurements checked by the MC, for AR implementation, are:
• Input Voltage, Vac
• Input-Inductor Current, IL
• Cell Bus-Voltage, Vcb
The system errors handled by the MC are:
• SCI Read Data Error: When the SCI component indicates that a package could not be
read successfully.
• Firmware Revision Number Mismatch: When the firmware revision, programmed on
the CC, does not match the firmware revision required by the MC.
• Ping Error: When the CC does not echo the ping package sent at system startup.
• Command Mismatch: When any reply-package command sent by the CC does not
match the package command sent by the MC.
• Reply Lag Error: When any reply package is not received within the predefined time.
With the occurrence of a CC measurement error during the active state, it sends an error
package to the MC, with an error indicating command. When any of the MC measurement- or
system-errors occur during the active state, or when an error package is received from the CC,
the MC proceeds to the shutdown state as discussed in Section 4.4.3. The AR is thus shut down
before any system damage or operator danger can arise.
6This measurement circuitry is designed primarily to measure the Transformer Current, It , during implemen-
tation of the complete cell.
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4.5 Test Measurements
Physical tests were performed to verify control-system functionality as a whole. All distinct
aspects of the control system are also separately checked to establish proper functioning. These
aspects include: all measurements, implemented compensators and other control components
and the communication between the MC and CC. These checks are performed by utilising
the Signal-Tap II Logic Analyzer development-tool within the Quartus 9 FPGA-development
software package. This tool enables the developer to view any signal, programmed within the
FPGA, while the firmware is in operation. Signals are sampled at a predefined sample rate and
stored in a buffer within the FPGA. The buffer content is then downloaded at the command of
the developer and displayed on screen. This is an extremely useful tool which plays a vital role
in establishing firmware functionality as well as faultfinding and debugging.
The measurements taken vary between Signal-Tap measurements and Oscilloscope mea-
surements. The Tektronix TDS 3014 Oscilloscope is used with a bandwidth of 100 MHz,
capable of a 1.25 GS/s sample rate.
4.5.1 Current-Loop Test Measurements
The current-loop test, like the current-loop simulation, is a test where an AC inductor-current,
IL, is drawn from a AC input voltage, Vac. It is aimed at verifying successful circuit and control
implementation as well as current-loop functionality in terms of its reference tracking abil-
ity. The physical test setup, as depicted in Figure 4.39, is discussed in Appendix B.5.1. The
measurements discussed in this section are AR steady-state measurements, as the startup mea-
surements are discussed in Section 4.5.2. Figure 4.38 depicts the Signal-Tap measurement of iL,
iL after firmware filtering and iL(re f ). The inductor current measurement is filtered in firmware
to remove the switching noise before feeding it to the current-loop. This 1st order low-pass filter
is programmed with a 30 kHz cutoff frequency. Its gradual cutoff allows the 20 kHz switching
ripple to pass through while blocking the switching noise. The iL measurement will refer to the
filtered iL measurement throughout the rest of the Test Measurements Section.
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Figure 4.38: Signal-Tap Measurement: (a) iL; (b) Filtered iL; (c) iL(re f )
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Figure 4.39: Current-Loop Test Setup
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Figure 4.40 depicts the inductor-current, measured with the oscilloscope, with one cycle on
the left and a detailed representation on the right. Figure 4.41 depicts the iL, iL(re f ) and uI
Signal-Tap measurement with one cycle on the left and a detailed representation on the right.
Both measurements indicate excellent reference tracking.
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Figure 4.40: Oscilloscope Measurement: Inductor-Current
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Figure 4.41: Signal-Tap Measurement: (a) iL; (b) iLre f ; (c) uI
Figure 4.42 depicts the vcb oscilloscope measurement on the left and Signal-Tap measure-
ment on the right. The cell bus-voltage measurement is filtered by the CC, in firmware, to
eliminate measurement noise. The 1st order filter is programmed with a cutoff frequency of 1
kHz. The measurement is then scaled to a resolution of 1 V to utilize the 12 bits of the com-
munication package allocated to the AR control. This measurement handling process causes
the Signal-Tap measurement to appear as the top of the oscilloscope measurement quantisation-
envelope.
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Figure 4.42: Cell Bus-Voltage
Figure 4.43 depicts one cycle of the compensator output, uI , on the left and a detailed result
on the right. The uI signal has a sinusoidal shape with a 180◦ phase shift, compared to the
current reference signal. The uI ripple indicates the effect of the compensator on the feedback
inductor-current ripple.
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Figure 4.43: Current-Loop Compensator Output
The measurements obtained from this test are satisfactory in determining current-loop func-
tionality. It should be noted that the measurement results are sampled representations of the
physical system parameters. The oscilloscope has a limited sample rate and the Signal-Tap has
a limited buffer size. This means that measurement resolution is inversely proportional to mea-
surement duration. Test measurements showing the current-loop reaction to reference steps are
discussed in Appendix B.5.2.
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4.5.2 Active-Rectifier Test Measurements
The AR test, like the AR simulation, is a test where an AC inductor-current, IL, is drawn
from a AC input voltage, Vac, to maintain a specific average bus-voltage, Vcb. It is aimed at
verifying successful current- and voltage-loop integration as well as voltage-loop functionality
in terms of its reference tracking ability. The physical test setup, as depicted in Figure 4.44, is
discussed in Appendix B.5.3.
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Figure 4.44: Active-Rectifier Test Setup
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The startup sequence is followed as discussed in Section 4.4.3 with a load of 277 Ω. The
operator waits until the MC enters its active state before turning up the variac by hand. The cell
bus-capacitor is charged by diode currents and the AR starts up as soon as vcb reaches 80 V.
After the succesful startup, the operator increases vac to 125 Vp to achieve a Boost of 1.2.
Figure 4.45 depicts the vcb-transient oscilloscope measurement on the left and the Signal-
Tap measurement on the right. This startup method prevents any voltage peaks, as observed
in the AR simulation results. The relatively slow transient response bears witness to the low
bandwidth of the voltage-loop.
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Figure 4.45: Cell Bus-Voltage
Figure 4.46 depicts the iLre f - and uV -transient Signal-Tap measurement on the left and a
detailed measurement on the right. The iLre f signal is the result of uI multiplied with the unit
sinusoid which is in phase with Vac. This means that the transient response of iLre f and iL are
directly related to the low voltage-loop bandwidth.
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Figure 4.46: Signal-Tap Measurement: (a) iLre f ; (b) uV
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Figure 4.47 depicts the iL-transient oscilloscope measurement on the left and a detailed
measurement on the right. Figure 4.48 depicts the iL- and iLre f -transient response Signal-Tap
measurement on the left and a detailed measurement on the right. Both these figures indicate
the diode current-flow prior to AR startup, after which the current waveform flows directly into
a sinusoidal profile. This startup method thus prevents any current peaks, as observed in the
simulation results.
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Figure 4.47: Oscilloscope Measurement: Inductor-Current
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Figure 4.48: Signal-Tap Measurement: Inductor-Current and Current-Loop Reference
Figure 4.49 depicts the uI-transient Signal-Tap measurement on the left and a detailed mea-
surement on the right. The fast initial uI-step at startup is due to the high current-loop band-
width, while the gradual decrease in amplitude is due to the slow voltage-loop bandwidth.
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Figure 4.49: Signal-Tap Measurement: Current-Loop Compensator Output
It should be noted that the iL peak-value is dependent on the values of vac and vcb respec-
tively. At startup vcb is 80 V and vac is also in this range. As iL and vcb increases, the voltage
drop across the variac increases. This in turn causes vac to decrease. The iL peak-value after
startup is thus not the same as the iL peak-values in the measurements to follow. This is because
vac is increased after startup, by hand, to achieve a Boost of ± 1.2.
Figure 4.50 depicts the vcb Signal-Tap measurement with a 277 Ω load on the left and the
measurement with a 110 Ω load on the right. It is clear that the vcb-average tracks the constant
150 V voltage-loop reference in both cases. The 100 Hz ripple is also visible in both cases,
however this ripple amplitude is directly proportional to the power delivered by the AR.
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Figure 4.50: Signal-Tap Measurement: Cell Bus-Voltage
Figure 4.51 depicts the vcb oscilloscope measurement with a 277 Ω load on the left and
the measurement with a 110 Ω load on the right. The same characteristics are visible as in
Figure 4.50.
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Figure 4.51: Oscilloscope Measurement: Cell Bus-Voltage
Figure 4.52 depicts the iL and iLre f Signal-Tap measurement with a 277 Ω load on the
left and the measurement with a 110 Ω load on the right. The current-loop displays excellent
reference tracking in both cases. It is shown however, that a large iL amplitude results in less
prominent switching ripple and thus a more sinusoidal profile.
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Figure 4.52: Signal-Tap Measurement: iL and iLre f
Figure 4.53 depicts the iL oscilloscope measurement with a 277 Ω load on the left and
the measurement with a 110 Ω load on the right. The same characteristics are visible as in
Figure 4.52.
The measurements obtained are satisfactory in determining voltage-loop as well as system
functionality. Measurement results showing the system reaction to load steps are discussed in
Appendix B.5.4.
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Figure 4.53: Oscilloscope Measurement: Inductor-Current
4.6 Conclusion
The AR role within the SST as well as its double-loop control strategy, was briefly discussed.
Control design was discussed in terms of system analysis, plant modelling and compensator de-
sign. Time domain simulations were performed to verify current- and voltage-loop functionality
as well as successful control and circuit integration. Detailed simulation analysis included the
system response at startup, the system response to current-loop reference steps and the system
response to load steps. Control implementation was discussed in terms of firmware structure.
The joint control established by the MC and CC as well as the significance of different compo-
nent clocks, was emphasised. Test measurements were presented to verify current- and voltage-
loop functionality as well as successful control and circuit integration within a physical system.
Detailed measurement analysis included the system response at startup, the system response to
current-loop reference steps and the system response to load steps. The results described in this
chapter show that the AR control is ready for expansion to cascaded AR control.
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Chapter 5
Cascaded Active-Rectifier Control
5.1 Introduction
The Active Rectifier (AR) facilitates the input stage of the SST. The problematic aspect of this
stage is the high input and output voltage levels. To overcome the HV hurdle, the AR discussed
in Chapter 4 is used as a building block to construct the Cascaded Active-Rectifier (CAR). The
input line to neutral voltage is split between N AR-inputs and the output DC bus-voltage is
split between N AR-buses. This cascaded multilevel-converter topology is tripled to facilitate a
3-phase input, as shown in Figure 5.1.
Vac
ILB
ILA
ILC
Vcb
Vcb
Vcb
Vcb
Vcb
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VcbTB
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Figure 5.1: Three-Phase Cascaded Active-Rectifier Topology
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The AR control scheme can be expanded to control a phase with N cascaded ARs due the
modularity of this converter topology. As shown in Figure 5.2, the double loop control scheme
is maintained with the control objectives remaining unchanged. The control-scheme alterations
include the following: The voltage-loop constant reference is changed to the desired total cell
bus-voltage, VcbT re f , and the voltage-loop feedback is changed to the total cell bus-voltage,
vcbT . The voltage- and current-loop compensators, CV and CI , are redesigned due to the the
expanded voltage- and current-loop plants, GV and GI , respectively. The number of PWM
carriers are increased to 2×N and the carrier pairs are interleaved. Each carrier-pair results in a
AR duty-cycle, d, which increases the number of duty cycles to N. The plants, GI and GV , are
re-evaluated to obtain time averaged models of the CAR.
Const CV CI PWM
GIGV
VcbTref iLrefeV uV eI uI d1-N+
_
+
_
iLvcbT
Figure 5.2: Double-Loop Cascaded Active-Rectifier Control Scheme
In this chapter the methodology followed in designing and implementing the expanded AR
control system for a single-phase CAR is thoroughly described. Time-domain simulation results
and test measurements are presented and explained with emphasis on multilevel characteristics
and natural cell bus-voltage balancing.
5.2 Control Design
The CAR control-design process involves expanding the AR control system to facilitate N ARs.
The fundamentals regarding the characteristics of the controlled- and control system are thus
already established.
With regard to the expanded controlled system characteristics: Each AR is identical to the
AR discussed in Chapter 4, consisting of a full-bridge converter and a bus-capacitor, Ccb. The
resistive load, RO, is added to the circuit to imitate power transfer from the input-stage to the
isolation-stage. Each full-bridge converter consists of four switches, S1−S4, each realised with
an Insulated Gate Bipolar Transistor (IGBT) and controlled through its respective gate-signal,
g1−g4. The AR stack includes a single inductor, L, and the inductor resistance, RL, as shown
in Figure 5.3.
With regard to the expanded control system characteristics: The hardware available for
control implementation includes the same MC utilized in the AR control system. The number
of CC is however increased with a factor N.
In the remainder of this section the CAR control design is described in terms if the two
control loops, as shown in Figure 5.2, starting with the inner current-loop, and followed by
the outer voltage-loop. Each loop design entails, among other steps, expanding the respective
plants, GI and GV , and redesigning the respective compensators, CI and CV .
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 5. CASCADED ACTIVE-RECTIFIER CONTROL 87
Vncb
+
_
Sn1
Sn2
Sn3
Sn4
RnOCncb
Dn1
Dn2
Dn3
Dn4
gn1
gn2
gn3
gn4
Vbcb
+
_
Sb1
Sb2
Sb3
Sb4
RbOCbcb
Db1
Db2
Db3
Db4
gb1
gb2
gb3
gb4
Vacb
+
_
Vac
Sa1
Sa2
Sa3
Sa4
RaOCacb
Da1
Da2
Da3
Da4
ga1
ga2
ga3
ga4
+
Vain
+
_
Vbin
+
_
Vnin
+
__
+
Vin
IL
L RL
Figure 5.3: Cascaded Active-Rectifier Circuit Diagram
5.2.1 Interleaved Pulse Width Modulator Design
The PWM design choices, as discussed in Section 4.2.1, include which switching scheme to
use, which carrier waveform to use and the implemented switching frequency. There is an
added design choice which results in how the duty cycle of each AR will be related to each
other.
Unipolar-voltage switching remains the chosen scheme and sawtooth carriers remain the
chosen carrier waveform. The switching frequency, fs, is however increased to 15 kHz where:
fs =
1
Ts
(5.2.1)
The reason for this increase is discussed in Section 6.3.1. This leads to an effective AR
switching frequency of:
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far = 2× fs = 30 kHz (5.2.2)
and switching period:
Tar =
1
far
= 16.667 µs (5.2.3)
The respective AR duty cycles are related in an interleaved fashion. This is to facilitate
natural cell bus-voltage balancing, as discussed in Section 2.2. The sawtooth carriers of a single
AR are defined as:
Carrier1 = sawtooth(2pi fst)
Carrier2 = sawtooth(2pi fst−pi) (5.2.4)
Interleaved switching leads to the CAR carrier definition:
Carrieri1 = sawtooth
(
2pi fst− iN ·pi
)
Carrieri2 = sawtooth
(
2pi fst−
(
1+
i
N
)
·pi
)
(5.2.5)
with N defined as the number of ARs in the stack and i defined as the number of the spe-
cific AR within the stack. This number is determined by counting the ARs starting from zero,
from the positive terminal of Vac. The interleaved carriers of a two AR stack are depicted in
Figure 5.4.
It is clear that interleaved switching increases the effective CAR switching frequency by a
factor N:
fcar = N× far = 2N× fs (5.2.6)
Another outcome of interleaved switching is the decreased voltage drop across the induc-
tor, L. This voltage drop is dependent on the number of voltage levels within the total input
switched-voltage, Vin. The number of voltage levels is defined as:
NVin = 2N+1 (5.2.7)
The switching duty ratio of a two AR stack is defines as:
da =
ta1
Tar
for: Re f erence > 0
db =
tb1
Tar
(5.2.8)
da =
ta2
Tar
for: Re f erence < 0
db =
tb2
Tar
(5.2.9)
with ta1, ta2, tb1 and tb2 defined in Figure 5.4.
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Figure 5.4: Two AR Interleaved Unipolar PWM: (a) Positive Reference; (b) Negative Reference
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5.2.2 Current-Loop Plant Expansion
The current loop can be analysed separately from the voltage loop, as with a single AR. This
current loop is shown in Figure 5.5, with the small AC signals denoted by "∼".
CI(s) GI(s)iLref
eI uI d iL~
~ ~ ~ ~
Figure 5.5: Cascaded Active-Rectifier Inner Current-Loop
A state-space averaging technique is used in Section 4.2.3 to obtain the AC small-signal
linear model of the plant represented by Eq. 4.2.28. This model represents the inductor-current
response to small duty cycle variations of a single AR. The model is expanded by time averaging
the plant observed by the input inductor of an N AR stack. Appendix C.1 results in:
GI(s) =
NVcb
L
×
s+ 2ROCcb
s2+
(
RL
L +
1
ROCcb
)
s+ RLROLCcb +
N(1−D)2
LCcb
(5.2.10)
From Figure 5.6, it is clear that adding ARs to the stack increases the plant gain with a factor
N and moves the complex pole-pair to a higher frequency. Moving the complex pole pair only
affects the frequencies below its position with the low-frequency gain decreased with a factor
N. The low-frequency gain is thus left unchanged and an increased bandwidth is observed.
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Figure 5.6: Frequency Response of GI(s): (a) N = 1; (b) N = 2; (c) N = 6; (d) N = 12
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5.2.3 Current-Loop Compensator Design
Average current mode control is implemented within the CAR inner current-loop, as with the
single AR current-loop. This loop requires a large bandwidth to achieve optimum reference
tracking, as large as possible without causing loop instability. The current-loop compensator
design also starts by determining the optimum compensator gain with Eq. 4.2.32. A two AR
stack with a switching frequency, fs, defined in Section 5.2.1, results in the compensator opti-
mum gain of:
GCIopt =
Vs · fs ·L
VcbT
= 0.174 at fs (5.2.11)
with Vs being the carrier peak-to-peak amplitude. From Eq. 5.2.10, the current-loop plant
transfer function of a two AR stack is quantified as:
GI(s) = 1.724×104× s+71.747s2+135.9s+6.98×105 (5.2.12)
To determine the maximum crossover frequency, the current-loop plant transfer-function
is multiplied with this optimum compensator gain. The result is analysed using its frequency
response as showed in Figure 5.7.
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Figure 5.7: Frequency Response of: (a) GI(s); (b) GCIopt ·GCI .
The maximum crossover frequency is thus:
fc = 6747 Hz≈ 6.75 kHz (5.2.13)
The compensator design continues by placing a pole and a zero together with an integrator.
The zero is placed at 12 · fc providing a boost at low frequencies and to increase the open-loop
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phase-margin. The pole is placed at 3· fc to suppress noise spikes. This pole, zero and integrator
placement results in the preliminary compensator, as shown in Figure 5.8:
CI pre(s) =
s+
(1
2 · fc ·2pi
)
s(s+(3 · fc ·2pi)) ≈
s+2,15×104
s(s+1,29×105) (5.2.14)
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Figure 5.8: Frequency Response of: (a) GI(s); (b) GCIopt ·GI(s); (c) CI pre(s).
The preliminary-compensator gain is analysed to determine the additional gain required to
achieve the desired closed-loop bandwidth. As shown in Figure 5.9, the compensator is thus
given as:
CI(s) = 2,075×104 · s+2,15×10
4
s(s+1,29×105) (5.2.15)
Figure 5.10 depicts the open-loop frequency response and Figure 5.11 depicts the closed-
loop frequency response of the current-loop. The resulting current-loop bandwidth is:
BWI = 4.9 kHz (5.2.16)
The effect of the ever changing AR duty-cycle variable, D, on the open current-loop fre-
quency response is discussed in Appendix C.2. The closed current-loop is also analysed in this
appendix.
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Figure 5.9: Frequency Response of: (a) GI(s); (b) GCIopt ·GI(s); (c) CI(s).
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Figure 5.10: Frequency Response of: (a) GI(s); (b) GCIopt ·GI(s); (c) CI(s) ·GI(s).
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Figure 5.11: Closed Current-Loop Frequency Response
5.2.4 Voltage-Loop Plant Expansion
The voltage loop can be analysed separately from the current loop. Separating the voltage loop
from the double-loop control scheme is not as straight forward as doing so with the current
loop. The process is discussed in Section 4.2.5 for a single AR. The resulting voltage loop is
expanded, as depicted in Figure 5.12, to accommodate an N AR stack.
CV
VcbTref eV uV
GV
vcbT
Figure 5.12: Cascaced Active-Rectifier Voltage Loop
The voltage-loop plant model for a single AR is derived in Section 4.2.5 as:
GVAR(s) =
Vcb
ILp
=
1−D√
2
·
1
Ccb
s+ 1CcbRO
(5.2.17)
This model represents the bus-voltage response to peak input-current variations. The model
is expanded by altering the symbolic parameters as shown in Table C.1 for an N AR stack. The
same model expansion technique is thus used as in Appendix C.1 for the current-loop plant
model. The N AR stack voltage-loop plant model is given as:
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GV (s) =
1−D√
2
·
N
Ccb
s+ 1CcbRO
(5.2.18)
It is clear that the only alteration to the voltage-loop plant model is a gain increase with a
factor N. The frequency-response alteration is thus depicted in Figure 5.13 with increased gain
throughout the spectrum resulting in an increased bandwidth.
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Figure 5.13: Frequency Response of GV (s): (a) N = 1; (b) N = 2; (c) N = 6; (d) N = 12
5.2.5 Voltage-Loop Compensator Design
The outer voltage-loop controls the average total cell bus-voltage value. The value is adjusted
by adjusting the peak input inductor-current value, while maintaining its sinusoidal profile. This
is a 50 Hz current profile which causes a 100 Hz bus-voltage ripple around the desired average
value of each AR in the stack. This is expected from a full-bridge rectifier. The voltage-loop
should thus ignore the 100 Hz ripple to avoid distorting the controlled input inductor-current.
The voltage-loop compensator designed for the single AR can be used in the CAR voltage-
loop. This is because the same objectives are set for both voltage-loops. The CAR voltage-loop
plant has a larger gain value, of factor N, compared to the AR voltage-loop plant. The CAR
voltage-loop compensator is thus divided with a factor N to achieve the same voltage-loop
frequency response. A slight increase in bandwidth is however required for reasons discussed
in Section 6.2.2. The compensator gain is thus increased with a factor 2 resulting in the voltage-
loop compensator transfer-function:
CV (s) =
2
N
· s+
(1
820 ·2pi
)
s(s+(20 ·2pi)) (5.2.19)
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This compensator results in a frequency response independent of N and thus independent
of the number of ARs added to the stack. Figure 5.14 shows the frequency response of the
voltage-loop plant, compensator and open-loop system for a two AR stack. The voltage-loop
compensator transfer-function for a two AR stack is quantified as:
CV (s) =
s+15.71
s(s+125.7)
(5.2.20)
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Figure 5.14: Frequency Response of: (a) GV (s); (b) CV (s); (c) CV (s) ·GV (s)
Figure 5.15 shows the closed-voltage-loop frequency response, resulting in a voltage-loop
bandwidth of:
BWV = 2.25 Hz (5.2.21)
The open voltage-loop response as well as the closed voltage-loop response are further
analysed in Appendix C.3. Due to the lack of stringent voltage-loop specifications, the designed
compensator, CV , is subject to modification. Findings during the testing phase might require
changes in terms of bandwidth and transient response. Any such modifications will be noted.
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 5. CASCADED ACTIVE-RECTIFIER CONTROL 97
−200
−150
−100
−50
0
M
ag
ni
tu
de
 (d
B)
10−2 100 102 104
−180
−135
−90
−45
0
Ph
as
e 
(de
g)
Frequency  (Hz)
Figure 5.15: Closed-Voltage-Loop Frequency Response
5.3 Control Simulation
Time domain simulations are performed to verify the functionality of the designed Current-
and Voltage-loop. The compensators are implemented as time-domain transfer-function blocks,
the plant is implemented as an electrical circuit and the control-loop feedback is implemented
as circuit measurements. The compensators are designed in the continuous time domain and
simulated with very small time steps. This method is suitable because each implemented control
loop is clocked much faster than its respective bandwidth. For example, the current-loop is
clocked at 10MHz, as mentioned in Section 4.2, while it has a bandwidth in the order of a 1
kHz as mentioned is Section 5.2.3. A 0.1 µs clock time thus seems like continuous time in
comparison with a bandwidth in the order of a 1 kHz.
5.3.1 Cascaded Active-Rectifier Simulation
The CAR simulation is a test where an AC inductor-current, IL, is drawn from a AC input volt-
age, Vac, to maintain a specific total average bus-voltage, VcbT . Two ARs are stacked to verify
successful current- and voltage-loop integration as well as natural voltage-balancing with equal
loads. Only two ARs are stacked to ensure simulation completion. The various components of
this simulation, as shown in Figure 5.16, are set up as listed in Appendix C.4.1.
Figure 5.17 depicts the transient response of vacb and vbcb on the left and their steady-state
result on the right. The transient response indicates improved voltage peaks compared to the AR
simulation discussed in Section 4.3.2. This is due to precharging the cell bus-capacitors before
control startup, as described in Section 4.4.3. The steady state response indicates acceptable and
equal average values. The expected 100 Hz voltage ripple of a rectified 50 Hz input voltage, is
also clearly visible. The two bus-voltages are balanced throughout the transient response and
the effect of interleaved switching can be seen in the switching ripple, as shown in Figure 5.18.
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 5. CASCADED ACTIVE-RECTIFIER CONTROL 98
CI(s) PWM
iLref eI uI+
_
Vacb
+
_
Vac
IL
Sa1
Sa2
Sa3
Sa4
RaOCacb
Da1
Da2
Da3
Da4
L
ga1
ga2
ga3
ga4
RL
CV(s)
VcbTref eV uV+
_
V
Vbcb
+
_
Sb1
S2
Sb3
Sb4
RbOCbcb
Db1
Db2
Db3
Db4
gb1
gb2
gb3
gb4
V
da
+
+
db
vcbT
Vin
+
_
Figure 5.16: Cascaded Active-Rectifier Simulation Setup
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Figure 5.17: Cell Bus-voltages
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Figure 5.18: Cell Bus-voltages
Figure 5.19 depicts the iLre f and uV transient response on the left and their steady-state
result on the right. The transient response shows the same characteristics as discussed in Sec-
tion 4.3.2. The steady-state result highlights the necessity for a low voltage-loop bandwidth.
An increase in bandwidth would cause an increase in the uV ripple amplitude. This would, in
turn, increase the harmonic distortion of iLre f and thus also the harmonic distortion of IL. The
slight CAR voltage-loop bandwidth increase, compared to the AR voltage-loop bandwidth, has
a very limited effect on the harmonic distortion of IL.
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Figure 5.19: (a) Current-Loop Reference; (b) Voltage-Loop Compensator Output
Figure 5.20 depicts the iL transient response on the left and its steady-state result on the
right, together with iLre f . The transient response indicates improved current peaks compared
to the AR simulation. This is due to the same reason causing the reduced transient bus-voltage
peaks, discussed above. The remaining current peaks are due to the ARs acting as full-bridge
passive rectifiers while vcbT is less than vac. The steady-state result indicates excellent refer-
ence tracking and the current ripple is less compared to the AR simulation. This is due to the
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increased effective switching-frequency, as shown in Eq: 5.2.6, while implementing a similar
inductor.
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Figure 5.20: Inductor Current and Current-Loop Reference
Figure 5.21 depicts the compensator output, uI , transient response on the left and its steady-
state result on the right, together with the two pairs of interleaved sawtooth carrier-signals.
The transient response, as with the inductor-current transient response, indicates where the
ARs operates as full-bridge passive rectifiers. This operation causes uI to exceed the carrier
amplitude limits, because the current-loop attempts to control a system over which it has no
control. The steady state response has a sinusoidal shape with a 180◦ phase shift, compared to
the current reference signal. Figure 5.22 depicts the two pairs of interleaved sawtooth carrier-
signals. It is also clear the the uI ripple is reduced compared to the AR simulation. This ripple
indicates the effect of the compensator, on the feedback inductor-current ripple.
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Figure 5.21: PWM Signals: (a) Carriera1; (b) Carrierb1; (c) Carriera2; (d) Carrierb2; (e) uI
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Figure 5.22: PWM Signals: (a) Carriera1; (b) Carrierb1; (c) Carriera2; (d) Carrierb2; (e) uI
Figure 5.23 depicts the input switched-voltage, vin, transient response on the left and its
steady-state result on the right. The transient response peak value mimics the vcbT transient re-
sponse. The steady-state result clearly shows five voltage levels with the 100 Hz representation
of the cell bus-voltage ripple also visible. This number of voltage levels is expected from a two
AR stack, as shown in Eq. 5.2.7. This stack is thus a 5-level converter.
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Figure 5.23: Input Switched-Voltage
The results obtained from this simulation are satisfactory in determining current- and voltage-
loop functionality. Natural cell bus-voltage balancing with equal loads is also verified.
5.3.2 Cascaded Active-Rectifier Load-Step Simulation
Two simulations are presented, aimed at verifying acceptable CAR operation during load steps
as well as verifying natural voltage rebalancing. The first simulation qualifies as an external
perturbation, as discussed in Section 2.2, introducing an RaO step, at t = 0.8 s, of 267 Ω to
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110 Ω. This increases the power delivered to the total load by ± 40 %. The load, RbO, remains
267 Ω throughout the simulation.
Figure 5.24 depicts the transient response of vacb, vbcb and vcbT on the left and their detailed
results on the right. The total cell bus-voltage, vcbT has a very similar, yet faster, transient re-
sponse compared to the single AR cell bus-voltage load-step result discussed in Appendix B.4.4.
The faster response is due to the increased voltage-loop bandwidth. It is also noted that the vacb
decrease from its balanced state is equal to the vbcb increase from its balanced state. The detailed
transient response indicates the 100 Hz cell bus-voltage ripple in all three results throughout.
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Figure 5.24: (a) vacb; (b) vbcb; (c) vcbT
Figure 5.25 depicts the iL transient response on the left and a detailed result on the right,
together with iLre f . The current loop is oblivious to the unbalanced cell bus-voltages. It merely
increases the inductor current to increase the input power. Excellent current-loop reference
tracking is observed and there are no current peaks at the early stages of the transient response.
This is because vcbT never drops below vac and normal CAR operation is achieved throughout.
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Figure 5.25: Inductor Current and Current-Loop Reference
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The second simulation qualifies as AR bus-voltage rebalancing, as discussed in Section 2.2,
introducing a RaO step, at t = 1 s, of 110 Ω to 267 Ω. This decreases the power delivered to the
total load by ± 30 %. The load, RbO, remains 267 Ω throughout the simulation.
Figure 5.26 depicts the transient response of vacb, vbcb and vcbT on the left and their detailed
result on the right. The total cell bus-voltage, vcbT has a very similar, yet faster, transient
response compared to the AR cell bus-voltage load-step result discussed in Appendix B.4.4.
The two cell bus-voltages clearly return to a balanced state and maintain their 100 Hz ripple
throughout.
1 1.1 1.2 1.3 1.4
100
150
200
250
300
time(s)
A
m
pl
itu
de
 (V
)
0.95 1 1.05
100
150
200
250
300
time(s)
A
m
pl
itu
de
 (V
)
(a)
(b)
(c)
(a)
(b)
(c)
Figure 5.26: (a) vacb; (b) vbcb; (c) vcbT
Figure 5.27 depicts the iL transient response on the left and a detailed result on the right,
together with iLre f . The current loop is oblivious to the rebalancing of the cell bus-voltages. It
merely decreases the inductor current to reduce the input power. Excellent current-loop refer-
ence tracking is observed throughout.
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Figure 5.27: Inductor Current and Current-Loop Reference
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Figure5.28 depicts the cell bus difference-voltage, vd , for the first and second simulation on
the left and right respectively. This voltage is discussed in Section 2.2 and defined as:
vd = vbcb− vacb (5.3.1)
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Figure 5.28: Cell Bus Difference-Voltage
The result from the rebalancing simulation, on the right, is compared to a calculated re-
balancing result as shown in Figure 5.29. This result is obtained, from Eq 2.2.5 and 2.2.6,
representing the dominating strong rebalancing mechanism:
vd(t) =Vd(0)e−
t
τ
τ=
C
Gt
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Figure 5.29: Cell Bus Difference-Voltage: (a) Simulated; (b) Calculated
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with C defined as the bus capacitor value each AR and Gt defined as:
Gt =
RaO+RbO
2 ·RaO ·RbO (5.3.2)
The simulation result coincides very closely with the calculated result, however the weak
rebalancing mechanism is also present due to interleaved switching. To add the effect of this
mechanism to the calculation process is not as straight forward as with the strong rebalancing
mechanism. The weak rebalancing mechanism is represented in Eq. 2.2.7 and 2.2.8. These
equations are derived for a CAR switching at constant duty cycle, d. The modulated duty cycle
of a controlled CAR can be averaged to determine an effective duty cycle[40]:
de f f =
cos−1
(− J0 (pima))
2pi
(5.3.3)
with J0 a bessel function of the first kind, [41]p632, and ma the modulation index.
The results obtained from these simulations are satisfactory in determining acceptable CAR
operation during load-steps. Natural cell bus-voltage rebalancing with interleaved switching is
also verified and compared to the findings in Section 2.2.
5.4 Control Implementation
The CAR control is jointly implemented within the MC and N CCs, as depicted in Figure 5.30.
The control system is implemented in much the same way as the single AR control system. With
regard to control hardware, the MC utilises an added fibre-optic transmitter/receiver pair for
each added AR. Every added AR is paired with an added CC. With regard to control firmware,
the MC firmware needs minor adjustments to accommodate the added ARs. The CC on the
other hand, is unaware of other ARs, it is only aware of the MC. The CC firmware thus remains
unchanged.
In the remainder of this section the CAR control implementation is further described. The
adjustments to accommodate added ARs are emphasized in terms of implementation techniques
and hardware utilisation. Implementation challenges as well as their solutions are also dis-
cussed.
5.4.1 Current-Loop Implementation
The current loop is defined, in terms of implementation, as the control section from the current-
loop reference, iLre f , to the respective gating signals, ga1−4-gn1−4. The input-inductor current
sampling and scaling procedure remains unchanged. The scaled samples are subtracted from
iL(re f ) to determine eI , the input of the compensator, CI(z). This compensator is dependent
on the number of ARs in the stack. The appropriately designed compensator, CI(s), is thus
transformed to discrete time by using the bilinear approximation together with the c2d function
in MATLAB©. The discrete compensator is physically implemented as a difference-equation.
There is a PWM component for each added AR. It implements unipolar-voltage switching
by comparing uI(k) with the two respective sawtooth carriers, as explained in Section 4.2.1.
Interleaving is implemented by configuring the carriers with the correct phase shift, as described
in Eq. 5.2.5. Each carrier is implemented with a counter which continuously counts from -1 to 1
after which resetting again to -1. The counter increment-value is calculated to produce carriers
with a frequency of fs, and the initial counter-value is calculated to incorporate the carrier phase-
shift. The single AR PWM communication protocol is altered to a fixed interval protocol, as
depicted in Figure 5.31.
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Figure 5.30: Cascaded Active-Rectifier Control Implementation
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com
Figure 5.31: PWM Communication Protocol
Eight packages are sent within a switching period, Ts, to relay the PWM information to the
respective CCs. These packages are sent at fixed intervals relative to carrier1. One of two pack-
age types are used. The first is a synchronise package, sent at every down-slope of carrier1.
This package contains a synchronise-carriers command, as well as the uI value at that moment
in time. The second package type is a reference package sent at every interval excluding the
interval at the carrier1 down-slope. This package contains a reference command, as well as
the uI value at that moment in time. When receiving a synchronise package1, the CC resets its
carriers and updates its uI value, whereas on receiving a reference package, the CC only updates
its uI value. This PWM communication protocol introduces an error in the CC reference-carrier
crossing compared to the MC reference-carrier crossing. The error is reduced with an increased
number of packages sent within a switching period. Eight packages per switching period fab-
ricates a small enough error with no noticeable difference in controlled parameters, compared
with the PWM communication protocol used for single AR control. The communication proto-
col change is initiated at the testing phase where fixed-time communication became a desirable
feature. This feature is also necessitated by the DC-DC control implementation described in
Section 6.3.
There are no changes regarding the Serial Communication Interface (SCI) component2 used
to facilitate the physical package transfer between the MC and respective CC. The CC PWM
component implements the same switching scheme as the MC PWM component. The differ-
ence between these components is that the CC component generates the gating signals, g1−4,
which trigger the IGBT driver-circuits on the cell. Both MC and CC use the same carrier gen-
eration components. The CC carrier signal phase-shift is however implemented by the periodic
carrier reset, triggered by a received synchronise package.
1The CC carriers are synchronised, at every MC carrier1 down-slope, to prevent carrier drift between the MC
and CC.
2Developed by [11]
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5.4.2 Voltage-Loop Implementation
The voltage loop is defined, in terms of implementation, as the control section from VcbT re f to
iLre f . Every discrete cell bus-voltage measurement is received from the respective CC ADC
and each sample is scaled to a voltage value represented in volts. This scaled measurement has
a resolution of 1 V, which is sent to the MC in the AR-control allocation in the communication
package. This vcb measurement package is sent as reply to any of the two AR-control packages
discussed in Section 5.4.1. This reply also acts as a communication functionality check. The
MC reacts if this reply is not received within a predefined time, after an AR-control package
has been sent. The MC assumes communication loss and moves to an error state.
The MC updates its vcb(k) sample value from each CC, as the respective vcb measurement
package is received. This means that vcb(k) from each CC is updated eight times every switch-
ing period, as shown in Figure 5.31, while received in an interleaved fashion. The respective
vcb(k) samples from each CC are added to determine the total cell bus-voltage measurement
samples, vcbT (k). This summation is triggered by flags indicating when a new vcb(k) sample is
received from the respective CC.
The total cell bus-voltage measurement samples is subtracted from the constant reference,
VcbT (re f ), to determine eV , the input of the compensator, CV (z). This compensator is dependent
on the number of ARs in the stack. The appropriately designed compensator, CV (s), is thus
transformed to discrete time by using the bilinear approximation together with the c2d function
in MATLAB©. The discrete compensator is physically implemented as a difference-equation.
The remaining components of the voltage-loop are not altered when adding ARs to the
stack. These components include the discretisation of the input-voltage measurement, vac(t),
the synchronisation of the unit-sinusoid and the multiplication of this sinusoid with the voltage-
loop compensator output, uV , to determine iLre f .
5.4.3 Startup Sequence
The startup sequence is defined as the sequence of events to start up the CAR, from system
power-up to CAR-control enable to CAR-shutdown, as shown in Figure 5.32. The CCs are
programmed with a . jic file which means their FPGAs are automatically programmed at every
power-up. This necessitates the firmware revision check. The MC is programmed with a .so f
file which means its FPGA is programmed manually at every power-up.
As the MC is programmed, the start command is given and it opens the input relay discon-
necting the input voltage, and initiates a time delay for the operator to do a quick visual system
check. The MC then moves to the ping state, where a ping package is sent to each CC to confirm
successful communication with a reply ping-package. If a reply ping-package is not received
from a specific CC within a predefined time, a second ping package is sent. A maximum of five
ping packages are sent at one second intervals. If any of the CCs do not reply by the fifth ping
package, a Ping-Error is triggered and the startup process is terminated.
Once all the reply ping-packages have been received, the MC moves to the initialisation state
where a sequence of packages are sent to each CC. The first package is a reset-cell package fol-
lowed by an initialisation package and a request-firmware-revision-number package. The reply
package holds the firmware-revision number of the firmware currently programmed on the re-
spective CC. This number is compared to the required firmware-revision number. A Firmware-
Revision-Number-Mismatch-Error is triggered if any of the CC firmware-revision numbers do
not match and the startup process is terminated. If all firmware-revision numbers match, the MC
sends a sequence of packages to each CC containing the CC measurement-limits. After all these
package replies have been received, the MC sends a Detect-Cell-Bus-Voltage-Measurement-
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Figure 5.32: CAR Startup Sequence
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Offset package. This triggers each CC to measure its vcb measurement-offset, and compensate
its vcb measurements in the active state. This concludes initialisation. The MC closes the in-
put relay and moves to the active state if all package replies have been received. Otherwise a
Reply-Lag-Error is triggered and the startup-process is terminated
When ready, the operator can increase the input voltage to precharge the cell bus-capacitors
with diode currents. There are two ways of determining when all the Ccbs have been precharged.
One is checking the vac measurement and the second is checking the vcb measurements. If the
latter is implemented, the MC regularly sends Requesting-Bus-Voltage packages to each CC, to
check these measurements.
Once the average vcb measurement reaches a predefined value, the cell bus-capacitors are
perceived as precharged and the Start-AR command is given. The component responsible for
synchronising the unit-sinusoid, is then enabled. After three successfully synchronized cycles,
the AR-control components are enabled and reset and an enable-AR package is sent to each
CC. From this point the MC continually sends AR-control packages to each CC, as discussed
in Section 5.4.1, which facilitates the control of vcbT at a certain average value, while drawing
a sinusoidal input-current, iL.
The ARs remain in operation until a shutdown is triggered or any of the errors mentioned
in Section 5.4.4 occur. This triggers the MC to open the input relay, disconnecting the input
voltage, and move to the shutdown state. A shutdown-AR package is sent to each CC which
triggers it to shut down its AR by disabling its AR-control components and opening all AR
switches. If the shutdown was triggered by the operator reducing the input voltage to a prede-
fined value, the system resets and waits for the next start command. On the other hand, if the
shutdown was triggered by an error, the system terminates. At this stage the operator should
determine the cause of the error and rectify the problem.
5.4.4 Error Handling
CAR errors can be classified as measurement errors and system errors. Measurement errors
are defined as measurements exceeding predefined limits and system errors are defined as sys-
tem malfunction. All measurements are checked for measurement errors. The measurements
checked by each CC, for CAR implementation, are:
• Cell Bus-Voltage, Vcb
• Load Current3, IRo
• IGBT Heat Sink Temperature, Tsink
• Isolated Power Supply Voltage, Vips
The measurements checked by the MC, for CAR implementation, are:
• Input Voltage, Vac
• Input-Inductor Current, IL
• Cell Bus-Voltage, Vcb
3This measurement circuitry is designed primarily to measure the Transformer Current, It , during implemen-
tation of the complete cell.
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• Cell Bus-Voltage imbalance4
The system errors handled by the MC are:
• SCI Read Data Error: When the SCI component indicates that a package could not be
read successfully.
• Firmware Revision Number Mismatch: When the firmware revision, programmed on
a CC, does not match the firmware revision required by the MC.
• Ping Error: When a CC does not echo the ping package sent at system startup.
• Command Mismatch: When any reply-package command sent by a CC does not match
the package command sent by the MC.
• Reply Lag Error: When any reply package is not received within the predefined time.
With the occurrence of a CC measurement error during the active state, the respective CC
sends an error package to the MC, with an error indicating command. When any of the MC
measurement- or system-errors occurs during the active state, or when an error package is re-
ceived from any CC, the MC proceeds to the shutdown state as discussed in Section 5.4.3. The
CAR is thus shut down before any system damage or operator danger can arise.
5.5 Test Measurements
Physical tests were performed to verify control-system functionality as a whole as well as nat-
ural cell bus-voltage balancing. All distinct aspects of the control system are also separately
checked to establish proper functioning. These aspects include: all measurements, implemented
compensators and other control components and the communication between the MC and re-
spective CCs. The measurements taken vary between Signal-Tap measurements, as described
in Section 4.5, and Oscilloscope measurements. The Tektronix TDS 3014 oscilloscope is used
with a bandwidth of 100 MHz, capable of a 1.25 GS/s sample rate.
5.5.1 Cascaded Active-Rectifier Test Measurements
The CAR test, as with the CAR simulation, is a test where an AC inductor-current, IL, is drawn
from a AC input voltage, Vac, to maintain a specific total average bus-voltage, VcbT . Two ARs
are stacked to verify successful current- and voltage-loop implementation as well as natural
voltage-balancing with equal loads. The physical test setup, as depicted in Figure 5.33, is
discussed in Appendix C.5.1.
The startup sequence is followed as discussed in Section 5.4.3 with RaO = RbO = 267 Ω.
The operator waits until the MC enters its active state before turning up the variac by hand. The
cell bus-capacitors are charged by diode currents and the ARs start up as soon as the average of
vacb and vbcb reaches 100 V.
4Cell Bus-Voltage imbalance is the only measurement-check added to the single AR measurement checks for
CAR implementation.
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Figure 5.33: Cascaded Active-Rectifier Test Setup
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Figure 5.34 depicts the vacb and vbcb transient Signal-Tap measurement on the left and a
detailed measurement on the right. The two cell bus-voltages are well balanced. The slight 1-2
V imbalance is due to the loads used. These load resistors are high power, wire wound, with
their values not exactly equal.
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Figure 5.34: Signal-Tap Measurement: Cell Bus-Voltages
Figure 5.35 depicts the iLre f - and uV -transient Signal-Tap measurement on the left and a
detailed measurement on the right. The result shows the same characteristics as the single AR
test, discussed in Section 4.4.2.
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Figure 5.35: Signal-Tap Measurement: (a) iLre f ; (b) uV
Figure 5.36 depicts the iL- and iLre f -transient response Signal-Tap measurement on the left
and a detailed measurement on the right. The diode current-flow prior to AR startup is clearly
visible, after which the current waveform flows into a sinusoidal profile. This startup method
thus prevents any extensive current peaks, as observed in the simulation results.
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Figure 5.36: Signal-Tap Measurement: iL and iLre f
Figure 5.37 depicts the uI-transient Signal-Tap measurement on the left and a detailed mea-
surement on the right. The result shows the same characteristics as the single AR test, discussed
in Section 4.4.2. The fast initial uI-step at startup is due to the high current-loop bandwidth,
while the gradual decrease in amplitude is due to the slow voltage-loop bandwidth.
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Figure 5.37: Signal-Tap Measurement: uI
For the following measurements the two loads, RaO and RbO, are stepped to 110 Ω each.
Figure 5.38 depicts the vacb and vbcb steady-state oscilloscope measurement on the left and
a detailed result on the right. Figure 5.39 depicts the vacb and vbcb steady-state Signal-Tap
measurement on the left and a detailed result on the right. The oscilloscope measurement
shows a 6-7 V imbalance while the Signal-Tap measurement shows a 1-2 V imbalance. The
differential probes used with the oscilloscope measurement are prone to measuring a slight
offset. The Signal-Tap measurement is received from the respective CCs. Each CC cell bus-
voltage measurement-offset is detected during the initialise state and compensated for during
the active state. The Signal-Tap measurement is thus the superior measurement.
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Figure 5.38: Oscilloscope Measurement: Cell Bus-Voltages
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Figure 5.39: Signal-Tap Measurement: Cell Bus-Voltages
Figure 5.40 depicts the iL steady-state oscilloscope measurement on the left and a detailed
result on the right. Figure 5.41 depicts the iL and iLre f steady-state Signal-Tap measurement on
the left and a detailed result on the right. Both measurements show a superb sinusoidal current
waveform. The Signal-Tap measurement reveals excellent current-loop reference tracking.
Figure 5.42 depicts the Vin steady-state oscilloscope measurement on the left and a detailed
measurement on the right. As with the CAR simulation discussed in Section 5.3.1, the result
clearly shows five voltage levels with the 100 Hz representation of the cell bus-voltage ripple
also visible.
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Figure 5.40: Oscilloscope Measurement: Inductor Current
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Figure 5.41: Signal-Tap Measurement: iL and iLre f
The measurements obtained are satisfactory in verifying successful current- and voltage-
loop integration. Natural cell bus-voltage balancing with equal loads is also verified.
5.5.2 Cascaded Active-Rectifier Load-Step Test Measurements
Two measurement tests are presented, aimed at verifying acceptable CAR operation during
load steps as well as verifying natural voltage rebalancing. The first test qualifies as an external
perturbation, as discussed in Section 2.2, introducing an RaO step of 267 Ω to 110 Ω. This
increases the power delivered to the total load by ± 40 %. The load, RbO, remains 267 Ω
throughout the test.
Figure 5.43 depicts the oscilloscope measurement of the vacb, vbcb and vcbT transient re-
sponse on the left and their detailed result on the right. The total cell bus-voltage, vcbT coin-
cides very well with the simulation result discussed in Section 5.3.2 as well as with the single
AR cell bus-voltage load-step result discussed in Appendix B.4.4. It is also noted that the vacb
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Figure 5.42: Input Switched Voltage
decrease from its balanced state is equal to the vbcb increase from its balanced state. The de-
tailed transient response indicates the 100 Hz cell bus-voltage ripple on all three measurements
throughout.
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Figure 5.43: Oscilloscope Measurement: (a) vacb; (b) vbcb; (c) vcbT
Figure 5.44 depicts the oscilloscope measurement of the iL transient response on the left
and its detailed result on the right. As with the simulation results discussed in Section 5.3.2,
the measurement shows that the current loop is oblivious to the unbalanced cell bus-voltages.
It merely increases the inductor current to increase the input power. An excellent sinusoidal
waveform is observed with a seemingly drifting average. This measurement error is due to
aliasing effects within the oscilloscope. There is also a degree of switching noise present.
The second test qualifies as AR bus-voltage rebalancing, as discussed in Section 2.2, intro-
ducing an RaO step of 110 Ω to 267 Ω. This decreases the power delivered to the total load by
± 30 %. The load, RbO, remains 267 Ω throughout the test.
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Figure 5.44: Oscilloscope Measurement: Inductor Current
Figure 5.45 depicts the oscilloscope measurement of the vacb, vbcb and vcbT transient re-
sponse on the left and their detailed result on the right. The total cell bus-voltage, vcbT coincides
very well with the simulation result discussed in Section 5.3.2. It is also noted that the two cell
bus-voltages clearly return to a balanced state, overlooking the differential probe offset. The
100 Hz bus-voltage ripple of all three measurements are maintained throughout.
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Figure 5.45: Oscilloscope Measurement: (a) vacb; (b) vbcb; (c) vcbT
Figure 5.46 depicts the oscilloscope measurement of the iL transient response on the left
and its detailed result on the right. As with the simulation results discussed in Section 5.3.2, the
measurement shows that the current loop is oblivious to the rebalancing of the cell bus-voltages.
It merely decreases the inductor current to decrease the input power. An excellent sinusoidal
waveform is observed with a seemingly drifting average. This measurement error is due to
aliasing effects within the oscilloscope. There is also a degree of switching noise present.
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Figure 5.46: Oscilloscope Measurement: Inductor Current
Figure 5.47 depicts the cell bus difference-voltage, vd , for the first and second measure-
ment test on the left and right respectively. These measurements coincide very well with the
simulation results discussed in Section 5.3.2.
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Figure 5.47: Cell Bus Difference-Voltage
The result from the rebalancing test, on the right, is compared to a calculated rebalancing
result obtained from Eq 2.2.5 and 2.2.6. These equations represent the dominating strong re-
balancing mechanism. Figure 5.48 depicts the measurement compared to the calculated result
on the left and the differential-probe offset compensated measurement compared to the calcu-
lated result on the right. Overlooking the differential probe offset, the measurement coincides
well with the calculated result, however the weak rebalancing mechanism is also present due to
interleaved switching. To add the effect of this mechanism to the calculation process is not as
straight forward as with the strong rebalancing mechanism, as discussed in Section 5.3.2.
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 5. CASCADED ACTIVE-RECTIFIER CONTROL 120
0 0.2 0.4 0.6
0
20
40
60
80
100
120
time(s)
A
m
pl
itu
de
 (V
)
0 0.2 0.4 0.6
0
20
40
60
80
100
120
time(s)
A
m
pl
itu
de
 (V
)
(a)
(b)
(a)
(b)
Figure 5.48: Cell Bus Difference-Voltage: (a) Measured; (b) Calculated
The measurements obtained are satisfactory in determining acceptable CAR operation dur-
ing load-steps. Natural cell bus-voltage rebalancing with interleaved switching is also verified
and compared to the findings in Section 2.2.
5.6 Conclusion
The CAR role within the SST, as a multi-level converter, as well as its modular design was
briefly discussed. The single AR control-strategy expansion to facilitate CAR control was dis-
cussed. The control design was thus explained in terms of plant-model expansion followed by
compensator redesign. Interleaved switching, its implementation and the effect thereof were
discussed. Successful current- and voltage-loop integration was verified with time domain sim-
ulations. The simulations tested a CAR consisting of two ARs and verified natural voltage-
balancing with equal loads as well as natural voltage rebalancing after an external perturbation.
The expanded control system implementation within the MC and CCs was explained. The suc-
cessful current- and voltage-loop implementation was confirmed through test measurements.
Natural voltage-balancing with equal loads as well as natural voltage rebalancing after an ex-
ternal perturbation, were verified. The natural voltage rebalancing within the simulation results
and test measurements were compared with the findings of Section 2.2 to confirm a very similar
result. The outcome as described in this chapter, shows that the CAR control is ready to include
the DC-DC converters to subsequently facilitate the three-phase SST.
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Chapter 6
DC-DC Converter Control
6.1 Introduction
The isolation stage is the link between the high-voltage side and the low-voltage side of the SST
and converts the HV DC to LV DC, as depicted in Figure 6.1. This conversion is accomplished
with a DC-DC Converter (DC-DC) facilitating isolation between the primary and secondary of
the SST.
Figure 6.1: Three Stage SST Concept: Isolation Stage
The multilevel-converter topology is maintained to manage the three HV total bus-voltages
of the input stage. These outputs are connected as the isolation-stage inputs. Each HV total
bus-voltage is split between N cascaded DC-DC converters, as depicted in Figure 6.2, which
reduces the required blocking-voltage of each switch. The isolation-stage output consists of
3×N DC-DC outputs, which are connected in parallel to facilitate the Three-Phase Inverter
(TPI) bus-voltage, Vib.
The proposed DC-DC control incorporates a double loop control scheme. The outer voltage
loop controls the TPI bus voltage, at a predefined average value, by manipulating the current-
loop reference. The current loop is implemented with three parallel current loops, one per
isolation-stage phase. Each current-loop indirectly controls the average DC-DC output-current,
by controlling the peak isolation-transformer input-current, within the DC-DC converters of the
respective phase. This is an AC switched-current drawn from the respective cell bus to facilitate
power transfer across the isolation transformer. The isolation-transformer AC output-current is
rectified and filtered to produce the DC-DC output-current. Each current loop receives the same
current-loop reference, which equally distributes the power delivered to the TPI bus, between
the three isolation-stage phases.
Figure 6.3, from the left, depicts that the TPI bus-voltage feedback, vib, is compared with
the constant voltage reference, Vibre f , to determine the voltage error, eV . The error is converted
by the voltage compensator, CV , to determine the compensator-output signal, uV , representing
a total isolation-stage output-current command. This signal is divided by 3N to determine
the average DC-DC output current reference, iore f , sent to the current loop of each phase.
121
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Within each current loop, iore f is compared with the average output-current feedback of the
DC-DC converters in the respective phase, ioavg, to determine the current error, eI . The error
is converted by the current compensator, CI , to determine the compensator-output signal, uI ,
representing a DC-DC duty cycle command. This signal is fed to the PWM where it is compared
to N interleaved carrier-pairs to determine the DC-DC duty-cycles, d1−N . The duty cycles are
each fed to a current-loop plant, GI , to determine the DC-DC output-currents, io1−N . The
output currents are added to determine the total phase output current, ioT , and divided by N to
determine the average output-current feedback of the DC-DC converters in the respective phase,
ioavg. The added output currents of the three current loops, ioTA−C, are added to determine the
total isolation-stage output-current, iib. This current is fed to the voltage-loop plant, GV , to
determine the TPI bus-voltage feedback, vib.
In this chapter the methodology followed in designing the DC-DC control voltage-loop is
thoroughly described. The current-loop is designed by [11] and thoroughly discussed in [12].
The control implementation is explained with emphasis on distinctive features. The DC-DC
control is the final SST-control section which leads to SST test measurements. Test measure-
ments of a scaled two-phase SST, a full-scale single-phase SST and a full-scale three-phase SST
are presented and explained.
6.2 Control Design
The first step in control design is to characterise the system, including the controlled- as well
as the control system. The controlled system characterisation involves defining models for
physical components playing key roles within the system. The control system characterisation
involves defining the capabilities of the hardware available for control implementation.
With regard to characterising the controlled system: Each DC-DC converter consists of a
full-bridge converter, an isolation transformer, a passive rectifier and an output filter, as depicted
in Figure 6.4. The filter outputs are connected, in parallel, to the TPI bus capacitor, Cib. The
resistive load, RO, is added to the circuit to imitate power transfer from the isolation stage to the
output stage. Each full-bridge converter consists of four switches, S5− S8, each realised with
an IGBT and controlled through its respective gating signal, g5−g8.
With regard to characterising the control system: The DC-DC control is implemented within
the same MCs and CCs used for CAR control implementation. The two control systems are
implemented in parallel sharing communication between the MC and respective CCs. The
communication between MCs is mainly used for DC-DC control.
In the remainder of this section the DC-DC control design is described in terms of the outer
voltage loop shown in Figure 6.3. The process involves linearising the plant, GV , and designing
the compensator, CV .
6.2.1 Voltage-Loop Plant Linearisation
The voltage-loop plant linearisation process involves the use of parameter values averaged over
a relatively long period. This method is suitable because of the desired low voltage-loop band-
width. The voltage loop can be analysed separately from the control scheme, shown in Fig-
ure 6.3, by treating the control components between the signals, uV and iib as a unity gain.
These components include the division by 3N, the three current-loops and the total phase output-
current summation. This substitution is possible when modelling the voltage loop, due to the
relatively high current-loop bandwidth. The transition from uV to iib has no impact on the
voltage loop depicted in Figure 6.5.
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Figure 6.4: Cascaded DC-DC Converter Circuit Diagram
CV
Vibref eV uV
GV
vib
Figure 6.5: DC-DC Converter Voltage Loop
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The voltage-loop plant transfer-function thus represents the vib response to iib variations.
Straightforward circuit analysis of the TPI bus stage, as shown in Figure 6.6, yields:
GV (s) =
vib
icb
=
1
Cib
s+ 1CibRO
(6.2.1)
Figure 6.6: Three-Phase Inverter Bus-Stage Circuit Diagram
Table D.1 is used to quantify the transfer function as:
GV (s) =
70.92
s+6.647
(6.2.2)
resulting in the frequency response, as shown in Figure 6.7, and a crossover frequency of:
fGV = 15.9 Hz (6.2.3)
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Figure 6.7: Frequency Response of the Voltage-Loop Plant Model, GV (s)
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It is clear that the voltage-loop plant model is not dependent on the number of cells stacked
within a phase or even on the number of phases incorporated in the SST. It is only dependent on
the load value, RO, because the TPI bus-capasitor value is fixed. The effect of load variations
on the voltage-loop plant model is discussed in Appendix D.1.2.
6.2.2 Voltage-Loop Compensator Design
The outer voltage-loop controls the TPI bus-voltage value. The value is adjusted by adjusting
the average output-current of the DC-DC converters. This current is indirectly adjusted by
adjusting the peak isolation-transformer input-current. The voltage loop thus controls the power
transfer from the cell-bus to the TPI-bus while the AR voltage-loop controls the power transfer
from the input supply to the cell-bus. The two voltage loops thus influence each other and their
respective bandwidths determine this influence.
The AR voltage-loop bandwidth has an upper limit to minimise the input-current second-
order harmonic distortion. The DC-DC voltage-loop bandwidth has a lower limit to prevent
extensive voltage-peaking when a TPI load-step occurs. This voltage-loop bandwidth also has
an upper limit. The voltage-loop cannot be separated from the control scheme for analysis, as
discussed in Section 6.2.1, if its bandwidth is too high. The voltage-loop bandwidth limitations
and physical tests have led to the designed DC-DC voltage-loop bandwidth of more or less
double the AR voltage-loop bandwidth, which is altered to the value discussed in Section 5.2.5.
In terms of power flow, the bandwidth ratio results in the following load step reaction: When
a load step requires an increase in power, the DC-DC voltage-loop increases the current-loop
reference and the current-loop, in turn, increases the DC-DC duty-cycle. This increases the
power flow from the cell-bus to the TPI-bus. This power flow is limited by the power flow
from the input supply to the cell-bus, governed by the AR voltage-loop. This results in DC-DC
duty-cycle saturation until the input power has reached the desired value, after which the duty
cycle resumes its controlled state. When a load step requires a decrease in power, the DC-DC
voltage-loop decreases the current-loop reference and the current-loop, in turn, decreases the
DC-DC duty-cycle. This decreases the power flow from the cell-bus to the TPI-bus. The power
flow can be halted alltogether when the current-loop decreases the DC-DC duty-cycle to zero.
This causes the cell bus-voltage to increase until the input power has decreased to the desired
value, after which the duty cycle resumes its controlled state. The bandwidth ratio thus results
in a cell bus-voltage increase rather than a TPI bus-voltage increase. The voltage increase of
each cell bus is acceptable because the total cell bus-voltage increase is distributed between the
respective cells in the stack.
Graphical methods are used, utilising the MATLAB© SISO design tool to design the com-
pensator. The compensator includes an integrator together with a pole at 377 Hz, to suppress
noise spikes. A zero is placed at 0.672 Hz to provide a boost at low frequencies and the gain is
set at 990 to achieve the desired bandwidth. The voltage-loop compensator is thus given as:
CV (s) = 990× s+(0.672 ·2pi)s(s+(377 ·2pi)) = 990×
s+4.22
s(s+2370)
(6.2.4)
Figure 6.8 depicts the frequency response of the voltage-loop plant, compensator and open-
loop system.
Figure 6.9 depicts the closed voltage-loop frequency response, resulting in a voltage-loop
bandwidth of:
BWV = 4.26 Hz (6.2.5)
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Figure 6.8: Frequency Response of: (a) GV (s); (b) CV (s); (c) CV (s) ·GV (s)
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Figure 6.9: Closed-Voltage-Loop Frequency Response
The open voltage-loop response as well as the closed voltage-loop response are further
analysed in Appendix D.1.3.
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6.3 Control Implementation
The DC-DC control strategy is implemented, in parallel with the CAR control strategy, within
the three MCs and 3N CCs, as depicted in Figure 6.10 and 6.11. Each of the three current loops
are jointly implemented within the MC and N CCs of the respective phase. The voltage loop is
implemented within MCB1 and feeds the current-loop reference directly to the MCB current-
loop. MCB also feeds the current-loop reference, via a fibre-optic connection, to the MCA and
MCC current-loops.
In the remainder of this section the DC-DC control implementation, the SST startup se-
quence and SST error handling are further described. Key components of each control loop are
emphasized in terms of implementation techniques and hardware utilisation. Implementation
challenges as well as their solutions, are also discussed.
6.3.1 Current-Loop Implementation
In this section a single current loop implemented in tripple, one within each phase, is described.
The current loop is defined, in terms of implementation, as the control section from the current-
loop reference, iore f , to the gating signals, ga5−8−gn5−82.
Each isolation-transformer input-current is measured by the respective CC using a LEM
current-transducer and measurement circuit. These are AC measurements, it(t)with a frequency
of fs. This is the triangular-carrier frequency of 15 kHz. The measurement is sampled at 10
MHz by the respective ADC and scaled to a current value represented in ampere. This discrete
measurement is processed to determine its peak values sent to the MC, in the DC-DC control
allocation of the communication package. This package is sent as reply to any of the two control
packages discussed in Section 5.4.1. The measurement hardware and processing is discussed in
[12].
The MC updates its it(k) sample value from each CC, as the respective control-reply pack-
age is received. This means that it(k) from each CC is updated at eight fixed intervals every
switching period, as shown in Figure 5.31, while in an interleaved fashion. The respective it(k)
samples from each CC are added to determine the total isolation-transformer input-current mea-
surement samples, itT (k). These samples are divided by N and multiplied by GainI to determine
the average DC-DC output-current measurement samples, ioavg(k). The summation and divi-
sion are implemented within a single component and triggered by flags indicating when a new
it(k) sample is received. This component is clocked at 10 MHz. GainI represents the relation
between the isolation-transformer input-current and the DC-DC output-current.
The ioavg(k) samples are subtracted from io(re f ) to determine eI , the input of the com-
pensator, CI(z). The compensator design in the continuous-time domain, transformation to
the discrete-time domain and the subsequent difference equation are discussed in [12]. The
multiplication with GainI , the subtraction from io(re f ) and the CI difference equation are im-
plemented in a single component clocked at 30 kHz.
The compensator output, uI , is sent to all the CCs, in the DC-DC control allocation of the
communication package. The DC-DC control communication, between the MC and respective
CCs, is thus piggybacked on the AR-control communication consisting of two package types.
The first is a synchronise package, sent at every down-slope of AR carrier1. This package con-
tains a synchronise-carriers command, as well as the AR-uI and DC-DC-uI values at that mo-
ment in time. The second package type is a reference package sent at every interval excluding
1The capital letter ’A’, ’B’ and ’C’ indicate the respective phase of the MC in question.
2The letters ’a’, ’b’,..., ’n’ indicate the number of the cell in question within the respective phase stack.
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Figure 6.10: DC-DC Converter Control Implementation: MCB
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Figure 6.11: DC-DC Converter Control Implementation: MCA and MCC
the interval at the AR-carrier1 down-slope. This package contains a reference command, as
well as the AR-uI and DC-DC-uI values at that moment in time.
When receiving a synchronise package3, the CC resets its AR carriers and DC-DC carriers
and updates its AR-uI and DC-DC-uI values, whereas on receiving a reference package, the CC
only updates its AR-uI and DC-DC-uI values. The DC-DC carriers of the respective CCs are
thus also interleaved. To facilitate this interleaving, the AR- and DC-DC-carrier frequencies
should match.
The final phase of the current loop is the PWM component implemented within each CC.
The received DC-DC-uI value is compared to the DC-DC carriers to determine the gating sig-
nals, g5−6 which triggers the respective IGBT driver-circuits on the cell. The PWM component
is also discussed in [12].
3The CC carriers are synchronised, at every MC AR-carrier1 down-slope, to prevent carrier drift between the
MC and CC.
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6.3.2 Volage-Loop Implementation
In this section the single voltage loop implemented within MCB is described. The voltage loop
is defined, in terms of implementation, as the control section from the voltage-loop reference,
Vibre f , to the current-loop reference, iore f .
The discrete TPI bus-voltage measurement is received from the ADC, at a 200 kHz sample
rate. Each sample is scaled to a voltage value represented in volts:
vib(k) =
(ADCOUT −0x800)
RAT IO ·A2 ·A1 (6.3.1)
The hexadecimal value, 0x800, is the zero-offset of the ADC output, ADCOUT . RAT IO is
the ADC conversion ratio, as discussed in Appendix A.7.1. A1 and A2 are the op amp gains
of the measurement PCB and secondary measurement-circuit, discussed in Appendix A.3.1
and A.6.1 respectively. Eq. 6.3.1 can thus be quantified as:
vib(k) = (ADCOUT −0x800)×441.856×10−3 (6.3.2)
The scaled samples are subtracted from Vib(re f ) to determine eV , the input of the compen-
sator, CV (z). This discrete compensator form is obtained by using the bilinear approximation
together with the c2d function in MATLAB©. The bilinear approximation utilises the s-plane
to z-plane mapping:
s =
2
T
· z−1
z+1
(6.3.3)
where T is determined by the clock rate of the compensator component. Substitution of
Eq. 6.3.3 into Eq. 6.2.4 yields the discrete compensator transfer function:
CV (z) = 3.2161×10−4× (z−0.9986)(z+1)
(z−1)(z−0.9196) (6.3.4)
This transfer function leads to the difference-equation compensator form:
uV (k) = −0.9196uV (k−2)+1.9196uV (k−1)−3.1826×10−4eV (k−2)
+3.3503×10−6eV (k−1)+3.2161×10−4eV (k) (6.3.5)
which is implemented in the compensator component, clocked at 1.5 kHz. The compen-
sator output uI represents a total DC-DC output-current command which is divided by 3N to
determine the average DC-DC output-current reference, iore f . The subtraction to determine eV
and the division by 3N is also implemented in the compensator component.
The current-loop reference is fed directly to the MCB current-loop and fed via fibre-optic
connections to the MCA and MCC current-loops. The reference is sent in the DC-DC control
allocation of the communication package. The package contains a DC-DC-reference command
and the iore f value at that point in time. It is sent to both MCA and MCC, eight times every
switching period, as shown in Figure 5.31. The communication to both MCs is synchronised
relative to the AR-carriera1. As MCA and MCC receive this package, they reply with a pack-
age containing only the DC-DC-reference command. This reply also acts as a communication
functionality check. MCB reacts if this reply is not received, within a predefined time, after a
DC-DC-reference package was sent. MCB assumes communication loss and moves to an error
state.
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6.3.3 Startup Sequence
The startup sequence is defined as the sequence of events to start up the SST, from system
power-up, to AR- and DC-DC-control enable, to AR- and DC-DC-shutdown. The sequence
is shown in Figure 6.12. Each CC is programmed with a . jic file which means its FPGA is
automatically programmed at every power-up. This necessitates the firmware revision check.
Each MC is programmed with a .so f file which means its FPGA is programmed manually at
every power-up.
The startup sequence is led by MCB, which is programmed after MCA and MCC. This
triggers the start command and a time delay for the operator to do a quick visual system check.
MCB then triggers the ping state, by sending a ping package to MCA and MCC to confirm
successful communication with a reply ping-package. If a reply ping-package is not received
within a predefined time, a second ping package is sent. A maximum of five ping packages
are sent at one second intervals before a Ping-Error is triggered and the startup process is termi-
nated. Once a reply ping-package is received from both MCA and MCC, MCB sends a ping-cell
package instructing the MCs to ping the CCs in their respective phase. At this stage MCB also
pings the CCs in phase B. The cell ping process is discussed in Section 4.4.3. The input relay
is opened by MCA as soon as it enters the ping state.
Once all reply ping-packages have been received, MCB triggers the initialise state, by send-
ing an initialise-cell package to MCA and MCC instructing the MCs to initialise the CCs in
their respective phase. At this stage MCB also initialises the CCs in phase B. The cell initialise
process is discussed in Section 4.4.3. The Detect-Cell-Bus-Voltage-Measurement-Offset pack-
age is sent as part of the initialise process, instructing each CC to detect the zero offset of its vcb
measurement circuit. A DC-DC dump is triggered, prior to the offset measurement, to dump
the energy stored in the cell bus-capacitors to the output load. The DC-DC converters are en-
abled with a ramped duty-cycle and the measurement offset is taken after a predefined dumping
period. Once all initialise package-replies have been received, the active state is triggered and
MCA closes the input relay. Otherwise a Reply-Lag-Error is triggered and the startup-process
is terminated.
The active state is where the ARs and DC-DC converters physically start up. A spe-
cific startup sequence is necessary to prevent undesirable current peaks, as mentioned in Sec-
tion 4.3.1 and 4.3.2. A second physical occurrence responsible for the specific startup sequence,
is bus-voltage imbalance. The non-linearities and component differences within the cell are
influenced by power flow, as discussed in Section 6.4.1. The key is to precharge the cell bus-
capacitors while driving a load. The DC-DC converters are thus operated at constant duty cycle,
before AR- and DC-DC-control is enabled. Power flow from input to load is thus insured while
charging the cell bus-capacitors with diode currents. Bus-voltage imbalance, in-rush currents
and the initial error signal of the AR voltage loop, eV , are minimised. The MCs regularly send
Requesting-Bus-Voltage packages to the CCs, to check the vcb measurements.
Once the average vcb measurement of all three phases reach a predefined value, the cell bus-
capacitors are perceived as precharged and the Start-Control command is given. Up until this
stage the DC-DC converters have not been interleaved and are disabled. The AR-component
responsible for synchronising the unit-sinusoid, is then enabled. After three successfully syn-
chronized cycles, the MC AR-control components are enabled and an enable-AR package is
sent to each CC. From this point the MCs continually send AR-control packages to the CCs
in their respective phase, as discussed in Section 5.4.1. This facilitates the control of VcbTA,
VcbT B and VcbTC at a certain average value, while drawing three sinusoidal input-currents, iLA,
iLA and iLC. With AR-control startup, the average vcb measurements increase to the desired
value. As these measurements reach a predefined value, the DC-DC control is enabled. Each
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MC enables its DC-DC-control components and sends an enable-DC-DC package to the CCs
in its respective phase. From this point the DC-DC control communication is piggybacked onto
the AR-control communication and MCB continually sends the iore f value to MCA and MCC.
The Vibre f value is ramped from the current vib value to the desired vib value. This reference
ramp ensures a relatively smooth startup by gradually increasing the delivered output power.
The SST remains in operation until a shutdown is triggered or any of the errors mentioned
in Section 6.3.4 occur. This triggers the shutdown state and MCA opens the input relay, dis-
connecting the input voltage. The MCs send a shutdown package to the CCs in their respective
phase. This command triggers each CC to shut down its AR and DC-DC converter by disabling
its control components and opening all switches. The MCs then send a DC-DC-dump package
which triggers the CCs to enable the DC-DC converters and ramp their respective duty cycles
while the ARs are disabled. This process dumps the energy stored in the cell bus-capacitors to
the output load. The MCs check the respective vcb values and disable the process when they
have dropped to a predefined value. If the shutdown was triggered by the operator reducing the
input voltage to a predefined value, the system resets and waits for the next start command. On
the other hand, if the shutdown was triggered by an error, the system terminates. At this stage
the operator should determine the cause of the error and rectify the problem.
6.3.4 Error Handling
SST errors can be classified as measurement errors and system errors. Measurements errors
are defined as measurements exceeding predefined limits and system errors are defined as sys-
tem malfunction. All measurements are checked for measurement errors. The measurements
checked by each CC, for SST implementation, are:
• Cell Bus-Voltage, Vcb
• Isolation-Transformer Input-Current, It
• Isolation Transformer Temperature, Tt
• IGBT Heat Sink Temperature, Tsink
• Isolated Power Supply Voltage, Vips
The measurements checked by each MC, for SST implementation, are:
• Input Voltage, Vac
• Input-Inductor Current, IL
• Cell Bus-Voltage, Vcb
• Cell Bus-Voltage imbalance
• TPI Bus-Voltage, Vib4
The system errors handled by each MC are:
• SCI Read Data Error: When the SCI component indicates that a package could not be
read successfully.
4Vib is only measured and checked by MCB.
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• Firmware Revision Number Mismatch: When the firmware revision, programmed on
a CC, does not match the firmware revision required by the MC.
• Ping Error: When an MC or CC does not echo the ping package sent at system startup.
• Command Mismatch: When any reply-package command received from an MC or CC
does not match the package command sent by the MC.
• Reply Lag Error: When any reply package from a CC is not received within the prede-
fined time. The communication between MCs is also monitored.
With the occurrence of a CC measurement error during the active state, the respective CC
sends an error package to the MC in its phase, with an error indicating command. When any of
the MC measurement- or system-errors occur during the active state, or when an error package
is received from any respective CC, the error is relayed to the other MCs and a shutdown state is
triggered, as discussed in Section 6.3.3. The SST is thus shut down before any system damage
or operator danger can arise.
6.4 Test Measurements
Physical tests were performed to verify control-system functionality as a whole as well as nat-
ural cell bus-voltage balancing within each phase and input- and output-current balancing. All
distinct aspects of the control system are also separately checked to establish proper functioning.
These aspects include: all measurements, implemented compensators and other control compo-
nents, communication between the MC and respective CCs and between respective MCs. The
measurements taken vary between Signal-Tap measurements, as described in Section 4.5, and
oscilloscope measurements. The Tektronix TDS 3014 Oscilloscope is used with a bandwidth
of 100 MHz, capable of a 1.25 GS/s sample rate.
6.4.1 Two-Phase Scaled SST Test Measurements
The two-phase SST test, is where two-phase AC inductor-currents, ILA and ILB, are drawn from
two-phase AC input voltages, VacA and VacB, to maintain the two bus-voltages, VcbA and VcbB,
at a specific average value. Two HF currents, ItA and ItB, are drawn from these buses, trans-
formed, rectified and filtered to the output-currents, IoA and IoB. The average of these currents
are controlled to maintain a specific average TPI bus-voltage, Vib. The test is aimed at verify-
ing successful DC-DC control implementation as well as active output-current balancing with
an output-parallel load. The physical test setup, as depicted in Figure 6.13, is discussed in
Appendix D.2.1.
Figure 6.14 depicts the iLA and iLB steady-state oscilloscope measurement on the left and a
detailed result on the right. Both currents have a superb sinusoidal waveform. The amplitude
of iLA is larger than that of iLB because the bench variac does not supply perfectly balanced
3-phase voltages. In this case, vacB has a higher value than vacA. Due to equal AR voltage-loop
references on both MCs, a larger iL is drawn from the lower vac to achieve the same vcb value.
Figure 6.15 depicts the vcbA and vcbB steady-state oscilloscope measurement on the left and
a detailed result on the right. The measurement shows a 6-7 V imbalance as well as an offset
from the Vcbre f values. The differential probes used with oscilloscope measurements are prone
to measuring a slight offset, as mentioned in Section 5.5.1. The 100 Hz voltage ripple is clearly
visible with an expected 120◦ phase shift between the two cell bus-voltages.
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Figure 6.14: Oscilloscope Measurement: Input Inductor-Currents
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Figure 6.15: Oscilloscope Measurement: Cell Bus-Voltages
Figure 6.16 depicts the itA and itB steady-state oscilloscope measurement on the left and
a detailed result on the right. These are the HF AC-currents drawn from the cell buses. The
amplitudes of the currents are quite well matched, however they drift compared to each other.
This is because the carriers of each CC are synchronised with the carriers of the respective MC.
The carriers of the MCs are however not synchronised with each other and the MCs exhibit
slight clock-oscillator drift.
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Figure 6.16: Oscilloscope Measurement: Isolation-Transformer Input-Currents
Figure 6.17 depicts the ioA and ioB steady-state oscilloscope measurement on the left and
a detailed result on the right. The current amplitudes are well matched, however not as well
matched as the it currents. This is because the it currents are directly controlled after which
they are transformed by the isolation-transformer, rectified and filtered by the output filter of
each respective DC-DC converter. There are DC-DC components that have significant value
differences from one DC-DC converter to another. Examples of these components are the
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isolation-transformer and filter inductors. This leads to a slight differences in current trans-
formation from it to io. There are other effects caused by these component differences which
are discussed later in this section and in sections to follow.
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Figure 6.17: Oscilloscope Measurement: DC-DC Output-Currents
Figure 6.18 depicts the vib steady-state oscilloscope measurement. The output bus-voltage
has a satisfactory stable DC value compared to Vibre f .
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Figure 6.18: Oscilloscope Measurement: DC-DC Output Bus-Voltage
Figure 6.19 depicts the vinA and vinB steady-state oscilloscope measurement on the left and
a detailed result on the right. The result clearly shows three voltage levels with the 100 Hz
representation of the respective cell bus-voltage ripples also visible. This number of voltage
levels is expected from two single ARs, as shown in Eq. 5.2.7.
A second and third measurement test are presented, aimed at verifying acceptable DC-DC
converter operation during load steps in terms of the output-voltage response and the output-
current balancing response. The second test introduces an RO step, of 110 Ω to 267 Ω. This
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Figure 6.19: Oscilloscope Measurement: Input Switched Voltages
decreases the power delivered to the load by ± 60 %. Figure 6.20 depicts the oscilloscope
measurement of the vcbA and vcbB transient response on the left and the detailed result on the
right. The cell bus-voltages have a result relatively similar to the single AR result shown in
Appendix B.5.4. The two cell bus-voltages do however, show a difference in transient ampli-
tude. The hypothesis is that this is caused by DC-DC component differences mentioned earlier.
The differences include, among others, the isolation-tranformer leakage-inductance and the fil-
ter inductor values. The isolation-transformer leakage-inductance has a power-related effect on
the effective DC-DC duty-cycle. The filter-inductor differenses cause discontinuous inductor-
currents at different power levels.
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Figure 6.20: Oscilloscope Measurement: Cell Bus-Voltages
The third test introduces an RO step, of 267 Ω to 110 Ω. This increases the power delivered
to the load by ± 140 %. Figure 6.21 depicts the oscilloscope measurement of the vcbA and
vcbB transient response on the left and the detailed result on the right. The cell bus-voltages
have an exaggerated result compared to the single AR result shown in Appendix B.5.4. This is
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becauce the DC-DC voltage-loop cannot maintain the required vib value, as shown on the right
of Figure 6.22. The DC-DC duty-cycles are increased to their limit to keep this voltage from
dropping. The AR voltage-loops thus compete with the DC-DC voltage-loop for a brief period.
The two cell bus-voltages again show the effect of component differences.
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Figure 6.21: Oscilloscope Measurement: Cell Bus-Voltages
Figure 6.22 depicts the oscilloscope measurement of the vib transient response of the second
test on the left and of the third test on the right. The second test result shows an excellent
seemingly constant transient response. This is because the DC-DC duty-cycles can be lowered
to zero to prevent the cell bus-voltage transient effects from propagating to the output voltage.
The third test result, on the other hand, shows the bus-voltage transient effects because the
DC-DC duty-cycles can only be increased to a predefined value.
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Figure 6.22: Oscilloscope Measurement: DC-DC Output Bus-Voltage
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Figure 6.23 depicts the second test oscilloscope measurement of the ioA and ioB transient
response on the left and the detailed result on the right. An excellent step transient is achieved
because of the zero DC-DC duty-cycles discussed above.
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Figure 6.23: Oscilloscope Measurement: DC-DC Output-Currents
Figure 6.24 depicts the third test oscilloscope measurement of the ioA and ioB transient re-
sponse on the left and the detailed result on the right. An acceptable transient is achieved with
an increased step-time due to the limited DC-DC duty-cycles discussed above.
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Figure 6.24: Oscilloscope Measurement: DC-DC Output-Currents
The measurements obtained are satisfactory in determining successful DC-DC control im-
plementation and active output-current balancing. Satisfactory results are obtained during load-
steps, in terms of the output-voltage response and the output-current balancing response.
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 6. DC-DC CONVERTER CONTROL 142
6.4.2 Single-Phase Full-Scale SST Measurements
The single-phase full-scale SST test is where an AC inductor-current, IL, is drawn from an AC
input voltage, Vac, to maintain a total bus-voltage, VcbT , at a specific average value. Twelve
HF currents, Iat − Ilt5, are drawn from twelve buses, transformed, rectified and filtered to the
output-currents, Iao− Ilo. These currents add up to the total output-current, IoT , which is in-
directly controlled to maintain a specific average TPI bus-voltage, Vib. The test is aimed at
verifying successful single-phase full-scale SST operation at rated input-voltage as well as suc-
cessful addition of the TPI and three-phase output load. The physical test setup is discussed in
Appendix D.2.2.
Figure 6.25 depicts the vac steady-state oscilloscope measurement on the left and a detailed
result on the right. The supply voltage indicates limited deformation with switching ripple
propagated through the step-up transformer. The measurement also shows a line-neutral peak
value of± 325 V which indicates a line-line voltage of 400 V. This is then stepped up to a rated
line-line input-voltage of 6.6 kV.
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Figure 6.25: Oscilloscope Measurement: Input Supply-Voltages
Figure 6.26 depicts the iL steady-state oscilloscope measurement on the left and a detailed
result on the right. The current has an excellent sinusoidal waveform with its frequency spec-
trum, determined with an FFT, shown in Figure 6.27 and 6.28.
The harmonic distortion is well below the IEEE Std 519-1992 Harmonic Limits[42]. This
standard dictates a most stringent limit for current distortion of general distribution systems of
4% for harmonics lower than the 11th and 2% for harmonics from the 11th to the 17th. The
switching harmonics start at 2N× fs, as shown in Eq. 5.2.6. The effective switching frequency
is thus 360 kHz which is much too high to measure in such a noise-rich environment . The
frequency component clusters around 1250 Hz, 2500 Hz and 3750 Hz are presumed to be due
to measurement noise folded back through aliasing.
5The letters ’a’, ’b’,..., ’l’ indicate the number of the cell in question within the stack.
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Figure 6.26: Oscilloscope Measurement: Input Inductor-Current
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Figure 6.27: Frequency Spectrum of the Input Inductor-Current (Amplitude: 0 - 100%)
Figure 6.29 depicts the vacb− vlcb steady-state oscilloscope measurement on the left and a
detailed result on the right. The result shows cell bus-voltage balancing to within 12% of the
desired 500 V. This wide spread distribution is due to the component differences mentioned in
Section 6.4.1. The component differences cause the effective duty cycle to vary from one DC-
DC converter to the next. This leads to the ARs experiencing different loads and it is shown in
Section 2.2 that ARs with different loads exhibit bus-voltage imbalance.
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Figure 6.28: Frequency Spectrum of the Input Inductor-Current (Amplitude: 0 - 10%)
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Figure 6.29: Signal-Tap Measurement: Cell Bus-Voltages
Figure 6.30 depicts the vin steady-state oscilloscope measurement on the left and a detailed
result on the right. The result shows 25 voltage levels, better indicated in Figure 6.31, with
the 100 Hz representation of the respective cell bus-voltage ripples also visible. This number
of voltage levels is expected from a 12 AR stack, as shown in Eq. 5.2.7. This stack is thus a
25-level converter.
Figure 6.32 depicts the ioT steady-state oscilloscope measurement on the left and a detailed
result on the right. This current has a relatively stable average value. There are however, several
unwanted oscillating frequencies.
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Figure 6.30: Oscilloscope Measurement: Input Switched Voltages
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Figure 6.31: Oscilloscope Measurement: Input Switched Voltages
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Figure 6.32: Oscilloscope Measurement: DC-DC Total Output-Current
Figure 6.33 depicts the vib steady-state oscilloscope measurement. The TPI bus-voltage has
a satisfactory stable DC value compared to Vibre f .
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Figure 6.33: Oscilloscope Measurement: TPI Bus-Voltage
A second and third measurement test are presented, aimed at verifying acceptable full-scale
SST operation during load steps in terms of the cell bus-voltage balancing, the output-voltage
response and the output-current response. The second test introduces a high-low load-step as
depicted in Figure D.7. This decreases the power delivered to the load by ± 70 %. The output
power is decreased from 8.4 kW to 2.6 kW with a TPI ouput line-line voltage-increase of 300
V to 312 V. This voltage is load-dependent because the TPI output-voltage is not controlled
during this test.
Figure 6.34 depicts the Signal-Tap measurement of the vacb− vlcb transient response on the
left and the filtered result on the right. An eighth order butterworth filter is implemented with
a cutoff frequency of 20 Hz. The non-linear power-related component-difference effects are
clearly visible. The cell bus-voltage balancing shows a very slight deterioration. The interesting
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 6. DC-DC CONVERTER CONTROL 147
effect however, is the roll swapping between cells where some cells move up in the balancing
hierarchy while others move down.
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Figure 6.34: Signal-Tap Measurement: Cell Bus-Voltages
The third test introduces a low-high load-step as depicted in Figure D.7. This increases the
power delivered to the load by ± 220 %. The output power is increased from 2.6 kW to 8.4 kW
with a TPI ouput line-line voltage-drop of 312 V to 300 V. This voltage is load-dependent
because the TPI output-voltage is not controlled during this test.
Figure 6.35 depicts the Signal-Tap measurement of the vacb− vlcb transient response on the
left and the filtered result on the right. An eighth order butterworth filter is implemented with
a cutoff frequency of 20 Hz. Again, the non-linear power-related component-difference effects
are clearly visible. The cell bus-voltage balancing shows a very slight improvement. Again, the
interesting effect is the roll swapping between cells where some cells move up in the balancing
hierarchy while others move down.
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Figure 6.35: Signal-Tap Measurement: Cell Bus-Voltages
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Figure 6.36 depicts the oscilloscope measurement of the vib transient response of the second
test on the left and of the third test on the right. Both results are satisfactory with slight voltage
deviations. These results show slower transients, compared to the results in Figure 6.22, due to
the DC-DC voltage-loop plant difference between the scaled output-bus and the TPI-bus.
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Figure 6.36: Oscilloscope Measurement: TPI Bus-Voltage
Figure 6.37 depicts the oscilloscope measurement of the ioT transient response of the second
test on the left and of the third test on the right. Both results are acceptable. There are however,
several unwanted oscillating frequencies during the high- and low-load conditions.
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Figure 6.37: Oscilloscope Measurement: Total Output-Current
The measurements obtained are satisfactory in determining successful full-scale SST oper-
ation at rated input-voltage as well as the successful addition of the TPI and three-phase output
load. Satisfactory results are obtained during load-steps, in terms of the cell bus-voltage bal-
ancing, the output-voltage response and the output-current response.
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6.4.3 Three-Phase Full-Scale SST Test Measurements
The three-phase full-scale SST test, is where AC inductor-currents, ILA− ILC, are drawn from
AC input voltages, VacA−VacC, to maintain total bus-voltages, VcbTA−VcbTC, at a specific av-
erage value. A total of 36 HF currents, (IatA− IltA)− (IatC− IltC)6, are drawn from 36 buses,
transformed, rectified and filtered to the output-currents, (IaoA− IloA)−(IaoC− IloC). These cur-
rents add up to the three total-stack output-currents, IoTA− IoTC, which are indirectly controlled
to maintain a specific average TPI bus-voltage, Vib. The test is aimed at verifying success-
ful three-phase full-scale SST operation in terms of total cell bus-voltage balancing between
phases as well as active output-current balancing. The physical test setup is discussed in Ap-
pendix D.2.3.
Figure 6.38 depicts the iLA, iLB and iLC steady-state oscilloscope measurement on the left
and a detailed result on the right. All three currents have a well-shaped sinusoidal waveform
with a 120◦ phase shift with respect to each other. The measurement contains a high degree
of switching noise. A workaround is to take a sample-averaged measurement for analytical
purposes. The 64 sample-average oscilloscope function is used where 64 triggered waveforms
are averaged to present the measurement.
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Figure 6.38: Oscilloscope Measurement: Input Inductor-Currents
Figure 6.39 depicts the iLA, iLB and iLC sample-averaged steady-state oscilloscope measure-
ment on the left and a detailed result on the right. It is clear that iLC has a significantly greater
amplitude compared to iLA and iLB. This is, as mentioned in Section 6.4.1, because the 3-phase
variac does not supply perfectly balanced 3-phase voltages. In this case, vacC has a lower value
compared to vacA and vacB. This voltage difference is exaggerated by the step-up transformer.
Due to equal AR voltage-loop references on all MCs, a larger iL is drawn from the lower vac to
achieve the same vcbT value.
Figure 6.40 depicts the vacA, vacB and vacC steady-state oscilloscope measurement on the left
and a detailed result on the right. The voltage differences are not obvious in this measurement,
however the step-up transformer exaggerates the voltage difference by 400:6600.
Figure 6.41 depicts the vlcbA, vlcbB and vlcbC steady-state oscilloscope measurement on the
left and a detailed result on the right. The three cell bus-voltages are relatively balanced with
6The letters ’a’, ’b’,..., ’l’ indicate the number of the cell in question within the stack.
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Figure 6.39: Oscilloscope Measurement: Sample-Averaged Input Inductor-Currents
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Figure 6.40: Oscilloscope Measurement: Variac Supply Voltages
the imbalance caused by a combination of differential-probe offsets and difference-effects dis-
cussed in Section 6.4.1 and 6.4.2. Only 3 of 36 cell bus-voltages are thus measured. This is due
to the limited number of available differential probes, the high common-mode voltage of cells
higher in the stack7 and the depletion of FPGA logic elements. At this stage of the SST devel-
opment, the FPGA percentage used is above 90%. There are thus not enough logic elements to
facilitage a large Signal-Tap measurement like the measurement shown in Figure 6.29.
Figure 6.42 depicts the vinA, vinB and vinC steady-state oscilloscope measurement on the
left and a detailed result on the right. The result shows 25 voltage levels of all three input
switched-voltages. The 100 Hz representation of the respective total cell bus-voltage ripples is
not as clearly visible. This number of voltage levels is expected from 12 AR-stacks, as shown
in Eq. 5.2.7. The SST is thus a three-phase 25-level converter.
Figure 6.43 depicts the ioTA, ioT B and ioTC steady-state oscilloscope measurement on the
7Cells higher in the stack are closer to the positive vin terminal and are thus at a higher common-mode voltage
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Figure 6.41: Oscilloscope Measurement: Cell Bus-Voltages
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Figure 6.42: Oscilloscope Measurement: Input Switched Voltages
left and a detailed result on the right. The output-currents are relatively balanced. The imbal-
ance is partly caused by the direct control of the it currents after which they are transformed
by the isolation-transformer, rectified and filtered by the output filter of each respective DC-DC
converter. The component differences from one DC-DC converter to the next thus cause differ-
ences in current transformation from it to io. The currents show several unwanted oscillating
frequencies of which a 2 Hz component is most prominent.
Figure 6.44 depicts the vib steady-state oscilloscope measurement. The TPI bus-voltage has
a satisfactory stable DC value compared to Vibre f .
A second and third measurement test are presented, aimed at verifying acceptable three-
phase full-scale SST operation during load steps in terms of the output-voltage response and
the output-current response. The second test introduces a high-low load-step as depicted in
Figure D.9. This decreases the power delivered to the load by± 70 %. The third test introduces
a low-high load-step as depicted in Figure D.9. This increases the power delivered to the load
by ± 230 %.
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Figure 6.43: Oscilloscope Measurement: Isolation Stage Output-Currens
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Figure 6.44: Oscilloscope Measurement: TPI Bus-Voltage
Figure 6.45 depicts the oscilloscope measurement of the vib transient response of the second
test on the left and of the third test on the right. Both results are satisfactory with slight voltage
deviations. These results show slower transients, compared to the results in Figure 6.22, due to
the DC-DC voltage-loop plant difference between the scaled output-bus and the TPI-bus.
Figure 6.46 depicts the oscilloscope measurement of the ioTA, ioT B and ioTC transient re-
sponse of the second test on the left and of the third test on the right. Both results are ac-
ceptable. There are however, several unwanted oscillating frequencies during the high- and
low-load conditions. The most prominent 2 Hz oscillation however, has a larger amplitude
during the high-load condition.
The measurements obtained are satisfactory in determining successful three-phase full-scale
SST operation in terms of total cell bus-voltage balancing between phases as well as active
output-current balancing. Satisfactory results are obtained during load-steps, in terms of the
output-voltage response and the output-current response.
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Figure 6.45: Oscilloscope Measurement: TPI Bus-Voltage
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Figure 6.46: Oscilloscope Measurement: Isolation-Stage Output-Currents
6.5 Conclusion
The DC-DC role within the SST, as an extension to the multi-level converter topology, as well as
its modular design was briefly discussed. The double-loop DC-DC control-strategy with its sin-
gle voltage-loop and three fold current-loop was discussed. The control design was explained
in terms of the voltage-loop plant-model linearisation followed by the voltage-loop compen-
sator design. The implementation of the DC-DC control-system within three MCs and 3N CCs,
in parallel with the AR control-system, was explained. Successful current- and voltage-loop
implementation was confirmed through test measurements. Active output-current balancing
within a two-phase scaled SST as well as a three-phase full-scale SST was verified. The former
incorporated an output-parallel scaled load and the latter incorporated the TPI together with a
three-phase load. A single-phase full-scale SST test verified successful operation with a rated
line-line input-voltage of 6.6 kV. All three measurement-tests indicated DC-DC control func-
tionality, however unwanted oscillations are present on the isolation-stage output-currents. The
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MC FPGA logic elements are near depletion at the three-phase full-scale SST development
stage. This reduces the Signal-Tap functionality and complicates debugging. Firmware opti-
misation is thus recommended if control-strategy improvement or expansion is necessary. The
outcome as described in this chapter, shows that the SST control is functional with room for
improvements.
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Chapter 7
Thesis Conclusion
In this chapter, the conclusions obtained from preceding chapters are highlighted. This is fol-
lowed by a comprehensive project conclusion where the project outcome as well as future work
is discussed.
7.1 Main Controller Hardware Design
The MC hardware designed and implemented, consists of three measurement PCBs, a controller
PCB and a fibre-optic interface PCB. These PCBs are implemented in tripple to facilitate the
three-phase SST control.
The measurement PCBs were designed with the focus on preventing noise interference. The
resulting PCBs function perfectly after filter modifications were made to prevent high frequency
op amp oscillation. This oscillation was caused by the op amp driving a capacitive load, facili-
tated by the twisted-pair cable connecting each measurement PCB with the controller PCB.
The controller PCB functions well in terms of the secondary measurement circuitry, the
parallel communication, and the peripheral circuitry. The NIOS II embedded processor was
successfully implemented within the FPGA. The flash memory interface, the real-time clock
interface and the USB interface were subsequently implemented within the C/C++ tool chain
and Eclipse Integrated Development Environment (IDE). The NIOS II embedded processor
could however not be incorporated within the three-phase full-scale SST system. This is due to
the depletion of the FPGA logic elements at this stage of development. An overlooked FPGA
hardware specification caused incompatibility between the FPGA and the DDR RAM unit.
This means that the DDR is not used, which reduces the software development freedom, to a
still acceptable level. It should be noted that the depletion of FPGA logic elements is not linked
to a lack of system memory.
The fibre-optic PCB functions extremely well with no sign of interference or communication
failures. Its design was steered by the total SST communication layout, the bidirectional fibre-
optic channel, as building block, as well as the interface between this PCB and the controller
PCB
7.2 Active-Rectifier Control
The double-loop AR control-scheme was designed by separating the inner current-loop and
outer voltage-loop. Each loop plant was subsequently linearised and each compensator de-
signed.
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Time domain simulations were presented to verify current- and voltage-loop functionality
as well as control and circuit integration. The results obtained proved very promising with
excellent current and voltage reference tracking. Current peaking at startup was revealed, which
led to the implementation of a specific startup sequence. The simulation results further showed
the system response to current-loop reference steps while implementing only the current-loop.
These results correspond very well with the calculated step-response of the current-loop. A
satisfactory system-response to load steps was also shown, while implementing the current-
and voltage-loop. It was explained how current peaking can be expected at a load step with a
substantial power increase.
The control implementation within the MC and CC was discussed in terms of the two
control-loops, the startup sequence and error handling. The control loop implementation was
focused on facilitating multisampling PWM with a specific PWM communication protocol. The
communication was established between the MC and CC with a communication package con-
sisting of bit allocations for a command package, an AR-control package and a DC-DC-control
package. The startup sequence is explained in terms of the state progression with emphasis on
precharging the cell bus-capacitor.
Test measurements were presented to verify successful circuit and control implementation.
Oscilloscope measurement as well as Signal-Tap measurement were presented to examine con-
trol functionality thoroughly. The control measurement-system accuracy was thus also estab-
lished. The results obtained show excellent current and voltage reference tracking and cor-
respond very well with the AR simulation results. The startup sequence incorporating cell
bus-capacitor precharging proves successful in eliminating current peaking at startup.
7.3 Cascaded Active-Rectifier Control
The double-loop AR control-scheme was expanded to facilitate an N AR stack. The inner
current-loop and outer voltage-loop were separated and each loop plant was subsequently ex-
panded. Each compensator was thus redesigned to achieve similar closed-loop characteristics
compared to the AR control.
Time domain simulations of a two-AR stack were presented to verify successful current-
and voltage-loop integration as well as natural voltage balancing and rebalancing. Excellent re-
sults were obtained in terms of current and voltage reference tracking as well as the multilevel
switched input-voltage. Natural voltage balancing with equal loads and natural voltage rebal-
ancing after an external perturbation was confirmed. The external perturbation was facilitated
with load steps. The rebalancing result corresponds closely with the results from the natural
voltage balancing literature review in Section 2.2.
The control implementation within the MC and N CCs was discussed in terms of the two
control-loops, the startup sequence and error handling. The discussion regarding control loop
implementation was focused on the changes made in control firmware to implement the ex-
panded control scheme. The PWM communication protocol was simplified while still facilitat-
ing multisampling PWM. The startup sequence is explained in terms of the state progression
with emphasis on precharging the N cell bus-capacitor.
Test measurements of a two-AR stack were presented to verify successful current- and
voltage-loop implementation as well as natural voltage balancing and rebalancing. Outstanding
results were obtained in terms of current and voltage reference tracking as well as the multi-
level switched input-voltage. Natural voltage balancing with equal loads and natural voltage
rebalancing after an external perturbation was confirmed. The rebalancing result corresponds
closely with the simulation results and the results from Section 2.2.
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7.4 DC-DC Converter Control
The double-loop control scheme was designed to facilitate the control of 3N DC-DC converters.
The inner current-loop consists of three parallel current-loops, each dedicated to a single phase.
This loop design is explained in [12] and the voltage loop was designed by separating it, lin-
earising the plant, and subsequently designing the compensator. This design focused on the fact
that the AR voltage-loop and the DC-DC voltage-loop influence each other. The bandwidths of
these loops determine this influence. Bandwidth limitations together with physical tests led to
the design of a DC-DC voltage-loop bandwidth of at least double the AR voltage-loop band-
width.
The control implementation within the three MCs and 3N CCs was discussed in terms of the
two control-loops, the startup sequence and error handling. The control loop implementation
was focused on facilitating the voltage-loop within a single MC and a current-loop within each
MC. The DC-DC control communication between an MC and a CC is piggybacked on the
existing AR control communication. The DC-DC control communication between MCs was
also implemented. The startup sequence is explained in terms of the state progression with
emphasis on precharging the 3N cell bus-capacitor while facilitating power transfer to improve
cell bus-voltage balancing prior to startup.
Test measurements of a two-phase scaled SST, a single-phase full-scale SST and a three-
phase full-scale SST were presented. The first test verified successful DC-DC control imple-
mentation as well as active output-current balancing with an output-parallel load. The second
test verified successful single-phase full-scale SST operation at rated input-voltage with the
addition of the TPI and three-phase load. The third test verified successful three-phase full-
scale SST operation, together with total cell bus-voltage balancing and active output-current
balancing between phase stacks.
7.5 Project Outcome
The SST main controller design and implementation proved successful in terms of facilitat-
ing the primary functionality of the SST. The NIOS II embedded processor, together with the
peripheral-circuit interfaces, was successfully developed. The integration of these develop-
ments together with the SST primary functionality could however not be completed due to the
depletion of FPGA logic elements.
The design, expansion and implementation of the separate control systems led to the control
of a three-phase full-scale SST. A single-phase was operated at rated input-voltage with excel-
lent results. The input inductor-current showed outstanding harmonic distortion results and the
input switched-voltage was exceedingly sinusoidal due to its 25 voltage-levels.
The three-phase SST input inductor-currents show an imbalance due to the imbalance in the
input-voltage supply. The SST flexibility however provides the option to substitute this current
imbalance with an imbalanced power distribution between phase stacks.
The voltage balancing within each phase stack shows a wide spread distribution around
the desired value. This is caused by component differences from one cell to the next. These
differences include the isolation-transformer leakage-inductance values and the DC-DC filter
inductor values. This leads to a power related difference in the effective DC-DC duty cycle of
each cell. There is thus a difference in the load experienced by each AR and natural voltage
balancing is not possible without equal loads.
The SST, as an innovative proof-of-concept project, is functional with room for improve-
ments.
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7.5.1 Future work
• The MC peripheral functionality can be integrated with the primary functionality of the
SST. This will require firmware optimisation to reduce its logic-element usage or con-
troller PCB redesign incorporating a larger FPGA.
• The AR- and the DC-DC control can be optimised with control modifications or intro-
ducing a different control strategy e.g. predictive control.
• The component differences between cells can be minimised by remanufacturing these
components with more stringent tolerances.
• The redundancy within the SST can be increased by facilitating the safe continual opera-
tion after a cell has malfunctioned.
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Appendix A
Main Controller Design Details
A.1 Input-Inductor Current Measurement PCB Details
A.1.1 Designed Gain
The op amp circuit can be simplified to the circuit shown in Figure A.1.
+
-
-
+
+
VOUT -
RF
RF
RIN
RIN
VOUT + 
VIN
-
Figure A.1: Simplified Op Amp Circuit with Single Ended Input
The value or RF and RIN is chosen as 1 kΩ and the op amp gain is determined by the
equation:
A1 =
VOUT+
VIN
=
RF
2×RIN = 0.5 (A.1.1)
The reason for this designed gain value will become apparent in Section 3.3.2 where this
gain is only a section of the complete measurement channel.
A.1.2 Measurement PCB Filter
A differential filter is implemented on the input-inductor current measurement PCB after the
PCB design phase. Some hardware modifications are thus made as shown in Figure A.2. The
filter design is identical to the 2nd low-pass filter discussed in Section A.4.2, depicted in Fig-
ure A.10. The filter transfer function is thus calculated as:
G(s) =
VOUT
VIN
=
1
2CR
s+ 12CR
=
2.273×108
s+2.273×108 (A.1.2)
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Figure A.2: Measurement PCB Filter Modification
with a capacitor value of 100 pF and two 22 Ω resistors. The frequency response of filter
G(s) is shown in Figure A.3.
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Figure A.3: Frequency Response of the Input-Inductor Current Measurement PCB Filter
A.2 Input-Voltage Measurement PCB Details
A.2.1 Designed Gain
As with the input-inductor current measurement PCB, the op amp circuit can be simplified to
the circuit shown in Figure A.1 and the op amp gain is determined by Equation A.1.1.
There are two parameters to consider when designing this op amp gain: The values of the
resistors, RF and RIN , and their power consumption. Because of the high input voltage, RIN has
Stellenbosch University http://scholar.sun.ac.za
APPENDIX A. MAIN CONTROLLER DESIGN DETAILS 162
a power consumption problem which is solved by representing RIN with multiple resistors. The
values are chosen as:
A1 =
1 kΩ
2× (6×18 kΩ) = 4.629×10
−3 (A.2.1)
RIN thus consists of 6 resistors each with the value of 18 kΩ. They are of the 1206 package
and have a power rating of 250 mW. According to ideal op amp theory, the potential at the posi-
tive and negative op amp inputs are equal [43], p185. Furthermore, because this is a differential
op amp, the two inputs are equal to the common-mode input potential, VCM. The total potential
over the 6 resistors can thus be calculated as:
VRIN =VAC−VCM = 230 V−2.5 V = 227.5 V (A.2.2)
The current through these resistors is calculated as:
IIN =
VRIN
6×18 kΩ = 2.106 mA (A.2.3)
The power dissipated in each resistor is thus:
P =
VRIN
6
× IIN = 79.87 mW (A.2.4)
which is sufficiently lower than the 1206 resistor power rating. The two design parameters
are thus within range to achieve a suitable gain.
A.2.2 Protection Circuit
The problem arises when the connection to the Controller PCB is lost while the high input volt-
age is connected. The 5 V Vcc voltage connection, the ground connection and the differential
output pair connections are thus lost. With the op amp not powered and no current flow from
the high input-voltage PCB terminal to the feedback path of the op amp, this input pin will be
at the same potential as the high input-voltage which will damage the op amp.
The implemented protection circuit thus consists of a ZMM5.6[44] zener diode and two
BAT54[45] schottky diodes. For the positive half cycle of the input voltage, the current can flow
though D1 and Z1 to ground. The current flow through Z1 causes it to clamp Vcc at 5.6 V to
power the op amp. For the negative half cycle of the input voltage, the current can flow through
D2 to ground. With current flow, the voltage divider, R1-R12, can function properly and the op
amp is protected [11]. Figure A.4 depicts the protection circuit.
A.2.3 Measurement PCB Filter
As with the input-inductor current measurement PCB, a differential filter is implemented on the
input-voltage measurement PCB after the PCB design phase. Some hardware modifications are
thus made as shown in Figure A.2. The filter design is identical to the 2nd low-pass filter dis-
cussed in Section A.4.2, depicted in Figure A.10. The filter transfer function is thus calculated
as:
G(s) =
VOUT
VIN
=
1
2CR
s+ 12CR
=
2.273×108
s+2.273×108 (A.2.5)
with a capacitor value of 100 pF and two 22 Ω resistors. The frequency response of filter
G(s) is shown in Figure A.3.
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+
-
-
+
D2
Z1
R11R9R7R5R3R1
R12R10R8R6R4R2
+
Vac
-
Output
Vcc
D1
Vcc
Current Flow for VAC +
Current Flow for VAC -
R13
R14
Figure A.4: Input-Voltage Measurement Protection Circuit
A.3 TPI Bus-Voltage Measurement PCB Details
A.3.1 Designed Gain
As with the input-inductor current measurement PCB, the op amp circuit can be simplified to
the circuit shown in Figure A.1 and the op amp gain is determined by Equation A.1.1.
As with the input-voltage measurement PCB, the two parameters to consider are the values
of the resistors, RF and RIN , and their power consumption. Because of the high input volt-
age, RIN has a power consumption problem which is solved by representing RIN with multiple
resistors. The values are chosen as:
A1 =
5k2
7×270 Ω = 2.96×10
−3 (A.3.1)
RIN thus consists of 7 resistors each with the value of 270 kΩ. They are of the 1206 package
and have a power rating of 250 mW. According to ideal op amp theory, the potential at the posi-
tive and negative op amp inputs are equal [43], p185. Furthermore, because this is a differential
op amp, the two inputs are equal to the common-mode input potential, VCM. The total potential
over the 7 resistors can thus be calculated as:
VRIN =Vib−VCM = 800 V−2.5 V = 797.5 V (A.3.2)
The current through these resistors is calculated as:
IIN =
VRIN
7×270 kΩ = 0.422 mA (A.3.3)
The power dissipated in each resistor is thus:
P =
VRIN
7
× IIN = 48.07 mW (A.3.4)
which is sufficiently lower than the 1206 resistor power rating. The two design parameters
are thus within range to achieve a suitable gain.
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A.3.2 Protection Circuit
The problem arises when the connection to the Controller PCB is lost while the high input
voltage is connected. The 5 V Vcc connection, the ground connection and the differential
output pair connections are thus lost. With the op amp not powered and no current flow from
the high input-voltage PCB terminal to the feedback path of the op amp, the op amp input pin
will be at the same potential as the high input voltage, which will damage the op amp.
The implemented protection circuit thus consists of a ZMM5.6 zener diode and two BAT54
schottky diodes. As depicted in Figure A.5, the input voltage is strictly Direct Current (DC).
The negative measurement PCB input is connected to the negative bus terminal and the positive
measurement PCB input is connected to the positive bus terminal. The current can flow from
the positive bus terminal, though D1, Z1 and D2 to the negative bus terminal. The current flow
through Z1 causes it to clamp Vcc at 5.6 V to power the op amp. With current flow, the voltage
divider, R1-R14, can function properly and the op amp is protected [11].
Z1
R1
R2
Vcc
D1
Vcc
R15
R16
R13
R14
+
D2
Vib
Figure A.5: TPI Bus-Voltage Measurement Protection Circuit
This measurement circuit design isolates the measurement PCB ground from the inverter-
bus ground. This prevents the formation of a ground loop, as the input-voltage measurement
PCB connects the SST-input ground to the MC ground.
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A.4 Input-Inductor Current Secondary Measurement
Circuit Details
A.4.1 Designed Gain
The main function of this op amp circuit is to scale the op amp input to the input voltage level
of the ADC, which is 1.5 Volt peak to peak (Vpp) and 3.25 Volt peak (Vp) for each input [27].
The circuit can be simplified to the circuit shown in Figure A.6.
VOUT -
RF
RF
RIN
RIN VOUT + VIN -
VIN + 
Figure A.6: Simplified Op Amp Circuit with Differential Input
The op amp gain is determined by:
A2 =
VOUT+
VIN+
=
RF
RIN
(A.4.1)
To determine the resistor values, we have to determine the op amp input and output voltage
levels. VOUT+ corresponds to the ACD input voltage level. VIN+ can be determined by the
following equation, where VIN is the LEM current transducer maximum output-voltage level
and A1 is the op amp gain of the input-inductor current measurement PCB.
VIN+=VIN× A1 = 4Vpp×0.5 = 2Vpp (A.4.2)
The op amp gain can thus be calculated as:
A2 =
VOUT+
VIN+
=
1.5 Vpp
2 Vpp
= 0.75 (A.4.3)
The value of RF and RIN is thus chosen as 750 Ω and 1 kΩ respectively with the actual gain
as:
A2 =
RF
RIN
=
750 Ω
1 kΩ
= 0.75 (A.4.4)
A.4.2 Filter Design
The low-pass filter circuit incorporated in the op amp circuit can be simplified as shown in
Figure A.7.
This filter transfer function is thus calculated as:
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VOUT -
RF
RIN
RIN VOUT + VIN -
VIN + 
C
RF
C
Figure A.7: Simplified Low Pass Filter Circuit Incorporated in Op Amp Circuit
G1(s) =
VOUT+
VIN+
=
1
CRIN
s+ 1CRF
(A.4.5)
The input-inductor current is expected to have a switching-frequency ripple of n × far,
caused by the switching of the cascaded ARs, discussed in Section 5.2.1. The current-loop
bandwidth however, is much lower. It is initially designed for a single AR and subsequently
expanded for an N AR stack. This means that far is the primary current ripple of concern. The
filter cutoff frequency is thus chosen in the order of 1 MHz, around a decade higher than the
ripple frequency. This is to enable the measurement of some switching harmonics and prevent
any significant phase shift. The capacitor value is thus chosen as 100 pF which leads to the filter
transfer function:
G1(s) =
1×107
s+1.333×107 (A.4.6)
The frequency response of filter G1(s) is shown in Figure A.8.
The ADC inputs are driven through two 56 Ω resistors, RS, as suggested in [27]. These re-
sistors decouple the op amp outputs from the ADC capacitive load, CADC, to avoid gain peaking.
These resistors, together with CADC, also form a 1st order low-pass filter. The original design of
the 1st filter is flawed in that the op amp drives a capacitive load, regardless of RS. Due to this
flaw, a shunt capacitor, CSHUNT , is added to the 2nd low-pass filter to adjust its cutoff frequency.
This filter is depicted in Figure A.9.
The value of CSHUNT is determined through trial and error by examining the measurement
noise with specific capacitor values. Two 16 pF capacitors in parallel give desirable results.
This differential filter can be analysed as a single-ended filter once it has been converted as
shown in Figure A.10 [46].
The filter transfer function is thus calculated as:
G2(s) =
VOUT
VIN
=
1
2CR
s+ 12CR
=
1.276×108
s+1.276×108 (A.4.7)
The frequency response of filter G2(s) is shown in Figure A.11.
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Figure A.8: Frequency Response of the Low Pass Filter Incorporated in the Op Amp Circuit
OUT
OUT
IN
IN
SHUNT
S
S
ADC
Figure A.9: Low Pass Filter Circuit Incorporated with the ADC Input Capacitance
VOUT -
VOUT + 
VIN -
VIN + 
C
R
R
VOUT -
VOUT + 
VIN -
VIN + R
R
2C
2C
VOUTVIN
2C
R
Figure A.10: Differential to Single-Ended Filter Conversion
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Figure A.11: Frequency Response of the Low Pass Filter Incorporated with the ADC Input Capacitance
A.5 Input Voltage Secondary Measurement Circuit Details
A.5.1 Designed Gain
As with the input-inductor current secondary measurement circuit, the main function of this op
amp circuit is to scale the op amp input to the input voltage level of the ADC, which is 1.5
Vpp and 3.25 Vp for each input [27]. The circuit can also be simplified to the circuit shown in
Figure A.6 with the op amp gain determined by:
A2 =
VOUT+
VIN+
=
RF
RIN
(A.5.1)
To determine the resistor values, we have to determine the op amp input and output voltage
levels. VOUT+ corresponds to the ACD input voltage level. VIN+ can be determined by the
following equation, where VIN is the test supply maximum expected output-voltage level and
A1 is the op amp gain of the input voltage measurement PCB.
VIN+=VIN× A1 = 230Vp×4.629×10−3 = 2.13Vpp (A.5.2)
The op amp gain can thus be calculated as:
A2 =
VOUT+
VIN+
=
1.5 Vpp
2.13 Vpp
= 0.7 (A.5.3)
The value of RF and RIN is thus chosen as 1 kΩ and 2k2 respectively with the actual gain
as:
A2 =
RF
RIN
=
1 kΩ
2k2
= 0.45 (A.5.4)
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A.5.2 Filter Design
As with the input-inductor current secondary measurement circuit, the low-pass filter circuit
incorporated in the op amp circuit can be simplified as shown in Figure A.7. This filter transfer
function is thus calculated as:
G1(s) =
VOUT+
VIN+
=
1
CRIN
s+ 1CRF
(A.5.5)
The input voltage is at line frequency, 50 Hz. This is the highest frequency of useful infor-
mation which leads to the designed filter cutoff frequency in the order of 10 kHz. The cutoff
frequency is chosen around two decades higher than the line frequency to prevent any signifi-
cant phase shift. The capacitor value is thus chosen as 10 nF which leads to the filter transfer
function:
G1(s) =
4.545×104
s+1×105 (A.5.6)
The frequency response of filter G1(s) is shown in Figure A.12.
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Figure A.12: Frequency Response of the Low Pass Filter Incorporated in the Op Amp Circuit
The ADC inputs are driven through two 56 Ω resistors, RS, as suggested in [27]. These re-
sistors decouple the op amp outputs from the ADC capacitive load, CADC, to avoid gain peaking.
These resistors, together with CADC, also form a 1st order low-pass filter. The original design of
the 1st filter is flawed in that the op amp drives a capacitive load, regardless of RS. Due to this
flaw, a shunt capacitor, CSHUNT , is added to the 2nd low-pass filter to adjust its cutoff frequency.
This filter is also depicted in Figure A.9. The value of CSHUNT is determined through trial and
error by examining the measurement noise with specific capacitor values. Two 16 pF capacitors
together with a 100 pF capacitor in parallel gives desirable results. This differential filter can be
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analysed as a single-ended filter once it has been converted as shown in Figure A.10 [46]. The
filter transfer function is thus calculated as:
G2(s) =
VOUT
VIN
=
1
2CR
s+ 12CR
=
3.307×107
s+3.307×107 (A.5.7)
The frequency response of filter G2(s) is shown in Figure A.13.
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Figure A.13: Frequency Response of the Low Pass Filter Incorporated with the ADC Input Capacitance
A.6 TPI Bus-Voltage Secondary Measurement Circuit
Details
A.6.1 Designed Gain
As with the input-inductor current secondary measurement circuit, the main function of this op
amp circuit is to scale the op amp input to the input voltage level of the ADC, which is 1.5
Vpp and 3.25 Vp for each input [27]. The circuit can also be simplified to the circuit shown in
Figure A.6 with the op amp gain determined by:
A2 =
VOUT+
VIN+
=
RF
RIN
(A.6.1)
To determine the resistor values, we have to determine the op amp input and output voltage
levels. VOUT+ corresponds to the ACD input voltage level. VIN+ can be determined by the
following equation, where VIN is the Vib positive terminal maximum expected voltage level and
A1 is the op amp gain of the bus-voltage measurement PCB.
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VIN+=VIN× A1 = 450Vpp×2.96×10−3 = 1.33Vpp (A.6.2)
The bus-voltage measurement is different to the input-inductor current and input-voltage
measurements in that it is a DC measurement. This means that the measurement peak-to-
peak value ranges from zero to a maximum and does not swing around zero. The gain is thus
calculation with half of the Vpp rating of the ADC to satisfy its Vp requirement in the following
equation:
A2 =
VOUT+
VIN+
=
1.5 Vpp
2
1.33 Vpp
= 0.564 (A.6.3)
The value of RF and RIN is thus chosen as 560 Ω and 1 kΩ respectively with the actual gain
as:
A2 =
RF
RIN
=
560 Ω
1 kΩ
= 0.56 (A.6.4)
A.6.2 Filter Design
As with the input-inductor current secondary measurement circuit, the low-pass filter circuit
incorporated in the op amp circuit can be simplified as shown in Figure A.7. The filter transfer
function is thus calculated as:
G1(s) =
VOUT+
VIN+
=
1
CRIN
s+ 1CRF
(A.6.5)
The bus voltage is at DC and the voltage loop responsible for the control of this voltage has
a bandwidth in the order of 5 Hz to 50 Hz. This is the highest frequency of useful information
which leads to the designed filter cutoff frequency in the order of 10 kHz. The cutoff frequency
is chosen around two decades higher than the voltage-loop bandwidth to allow design freedom
while prevent any significant phase shift. The capacitor value is thus chosen as 15 nF which
leads to the filter transfer function:
G1(s) =
6.667×104
s+1.19×105 (A.6.6)
The frequency response of filter G1(s) is shown in Figure A.14.
The ADC inputs are driven through two 56 Ω resistors, RS, as suggested in [27]. These re-
sistors decouple the op amp outputs from the ADC capacitive load, CADC, to avoid gain peaking.
These resistors, together with CADC, also form a 1st order low-pass filter. The original design of
the 1st filter is flawed in that the op amp drives a capacitive load, regardless of RS. Due to this
flaw, a shunt capacitor, CSHUNT , is added to the 2nd low-pass filter to adjust its cutoff frequency.
This filter is also depicted in Figure A.9. The value of CSHUNT is determined through trial and
error by examining the measurement noise with specific capacitor values. Two 16 pF capacitors
together with a 100 pF capacitor in parallel gives desirable results. As with the input-voltage
secondary measurement circuit, thie differential filter can be analysed as a single-ended filter
once it has been converted as shown in Figure A.10 [46]. The filter transfer function is thus
calculated as:
G2(s) =
VOUT
VIN
=
1
2CR
s+ 12CR
=
3.307×107
s+3.307×107 (A.6.7)
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Figure A.14: Frequency Response of the Low Pass Filter Incorporated in the Op Amp Circuit
The frequency response of filter G2(s) is shown in Figure A.13.
A.7 ADC Design Details
A.7.1 ADC Convertion
The ADC input ratings are 1.5 Vpp with a 2.5 V Common Mode Voltage (Vcm). These inputs
are converted to a 12 bit digital output. Figure A.15 shows how the maximum, minimum and
zero input values correspond to the digital output values.
The conversion ratio thus is calculated as:
RAT IO =
Digital output value
INTOT
=
0xFFF
3 V
=
1
732.42 µV
(A.7.1)
A.7.2 Clock Termination
The signal integrity of the high frequency ADC input clock is of concern. At such high fre-
quencies, PCB traces become Radio Frequency (RF) transmission lines and cannot be treated
as simple connection-wires. Signal integrity is threatened by transmission line effects and in-
teraction between circuits [34]. Series termination is thus implemented in the same way as with
the DDR signals, discussed in Appendix A.8.1.
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TOT
Figure A.15: ADC Convertion Diagram
A.8 DDR design Details
A.8.1 Single-Ended Line-Termination
[47] Recommends series termination for DDR designs with less than four DDR memory IC’s
and trace lengths of less than 2 inches. Series termination dampens overshoot and simplifies
PCB routing. Figure A.16 depicts series termination with a series resistor, RS, physically close
to the FPGA for unidirectional signals and in the middle of the trace for bidirectional signals.
C is discarded for a bidirectional signal.
C
RS
VREF
VOUT
Z0
VREF
VIN
Figure A.16: Series Termination Circuit
The values of RS and the trace impedance, Z0, are jointly chosen with a few considerations
in mind. Firstly the availability of the chosen RS value, secondly the recommended trace width
which is used in Appendix A.8.4 to calculate Z0 and thirdly:
Z0 = ROUT +RS (A.8.1)
With the FPGA output-impedance:
ROUT = 25 Ω (A.8.2)
RS is chosen as 63 Ω and Z0 is calculated as 82.15 Ω with:
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W = 0.1524 mm
t = 0.035 mm
h = 0.2 mm
The DDR memory operates with the Stub Series Terminated Logic for 2.5V (SSTL-2) Class
II I/O standard. The following calculations are to check if the chosen RS and Z0 values satisfy
the relevant I/O specifications. The minimum DDR input high voltage is given as:
VIHmin =Vre f +0.15 V = 1.25+0.15 = 1.4 V (A.8.3)
The minimum FPGA output high voltage is given as:
VOHmin =Vre f +0.76 V = 1.25+0.76 = 2.01 V (A.8.4)
This means the minimum needed FPGA output high current is:
IOHmin =
VOHmin−VIHmin
RS
= 9.84 mA (A.8.5)
Which is less than the rated FPGA output high current of 16.4 mA. For communication in
the opposite direction, the minimum FPGA input high voltage is given as:
VIHmin =Vre f +0.18 V = 1.25+0.18 = 1.43 V (A.8.6)
The minimum DDR output high voltage is given as:
VOHmin =Vre f +0.76 V = 1.25+0.42 = 1.67 V (A.8.7)
This means the minimum needed DDR output high current is:
IOHmin =
VOHmin−VIHmin
RS
= 3.87 mA (A.8.8)
Which is much less than the rated DDR output high current of 16.8 mA. These results prove
that the chosen RS and Z0 values are compatible with the I/O standard in question.
A.8.2 Differential Line-Termination
[47] Recommends differential termination for the DDR CK and CK# traces with the termination
resistor of between 100 Ω and 200 Ω. Figure A.17 depicts differential termination with series
resistors, RS, physically close to the FPGA and a termination resistor, RT , physically close to
the DDR.
The values of RS, RT and the trace impedance, Z0, are jointly chosen with a few considera-
tions in mind. Firstly the availability of the chosen RS value, secondly the recommended trace
width which is used in Appendix A.8.5 to calculate Z0 and thirdly the differential clock signals
example 5.4.1 in [48]. Z0 is calculated as 100.3 Ω with:
W = 6 mil
S = 7 mil
t = 1.378 mil
B = 26.181 mil
The series and termination resistors are thus chosen as:
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RS Z0
RS Z0
RT
VSWING OUT VSWING IN
Figure A.17: Differential Termination Circuit
RS = 50 Ω (A.8.9)
RT = 100 Ω (A.8.10)
The DDR memory operates with the SSTL-2 Class II I/O standard. The following calcula-
tions are to check if the chosen RS, RT and Z0 values satisfy the relevant I/O specifications. The
FPGA minimum output high and maximum output low voltages are given as:
V0Hmin =Vre f +0.76 V = 1.25+0.76 = 2.01 V (A.8.11)
V0Lmax =Vre f −0.76 V = 1.25−0.76 = 0.49 V (A.8.12)
The minimum FPGA swing output voltage is thus calculated as:
VSWINGOUT min =V0Hmin−V0Lmax = 1.52 V (A.8.13)
The current through the termination network can be calculated as:
I =
VSWINGOUT min
RS+RT +RS
= 7.6 mA (A.8.14)
The minimum DDR input high voltage can now be calculated as:
VIHmin =V0Hmin− (I×RS) = 1.63 V (A.8.15)
Which is more than the minimum DDR rating of 1.6 V. The maximum DDR input low
voltage can now be calculated as:
VILmax =V0Hmin− (I× (RS+RT )) = 0.87 V (A.8.16)
Which is less than the maximum DDR rating of 0.9 V. These results prove that the chosen
RS, RT and Z0 values are compatible with the I/O standard in question.
A.8.3 PCB Layout Considerations
There are four aspects to consider when designing the high-speed PCB section connecting DDR
memory to its controller, the FPGA. Firstly the orientation and distance of the DDR unit with
respect to the FPGA. Secondly, trace length which has certain specifications. The third aspect
is on which layer to route each trace type and the fourth is trace spacing. Trace thickness,
on the other hand, is determined by the impedance calculations in Appendix A.8.1 and A.8.2
respectively.
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The DDR signals are grouped into 3 sets, namely the Clock set, the Data/Data-strobe
set and the Address/Command/Control set. Trace lengths and spacings are specified in [47].
It is also recommended to route the Data/Data-strobe set on an outer PCB layer, the Ad-
dress/Command/Control set on the other outer PCB layer and the Clock set on an inner PCB
layer. Figure A.18 shows the orientation of the DDR memory with respect to the FPGA which
determines the maximum trace length. To stay within specifications for trace-length differences,
the traces starting closer to the FPGA are lengthened by S-bends to optimizes the available space
between the DDR and the FPGA. The last design technique to minimize cross-talk and noise,
is to shield every signal layer with adjacent ground planes.
Figure A.18: DDR Orientation with respect to the FPGA
A.8.4 Single-Ended Trace Impedance Calculation
The trace impedance is calculated with an on-line microstrip transmission line characteristic
impedance calculator [49]. This calculator uses the parameters shown in Figure A.19 where:
εr = Relative Dielectric Constant
W = Width of trace
t = Thickness of trace
h = Thickness of dielectric
r
Figure A.19: Impedance Calculation Parameters
The relative dielectric constant, εr, for FR41 is 4.2. throughout the scope of this thesis. The
calculator uses the following equations derived from [50], p94:
For Wh < 1:
1FR4 is the specific fibre glass commonly used as dielectric in PCBs.
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Zo =
60√
εeff
× ln
(
8h
W
+
W
4h
)
(A.8.17)
εeff =
εr+1.0
2
+
εr−1.0
2
 1√
1+ 12hW
+0.04
(
1−W
h
)2 (A.8.18)
Else :
Zo =
120pi√
εeff
× 1(W
h +1.393+0.677× ln
(W
h +1.444
)) (A.8.19)
εeff =
εr+1.0
2
+
εr−1.0
2
 1√
1+ 12hW
 (A.8.20)
The trace impedance result calculated using this calculator coincides with the result when
using CST Microwave Studio, a well known simulation package used in the field of Electro
Magnetics.
A.8.5 Differential Trace Impedance Calculation
The differential trace impedance is calculated with the on-line Differential Stripline Impedance
Calculator from IDEA Consulting [51]. This calculator uses the parameters shown in Fig-
ure A.20 where:
εr = Relative Dielectric Constant
W = Width of traces
S = Distance between traces
t = Thickness of trace
B = Thickness of dielectric
Figure A.20: Differential Impedance Calculation Parameters
The relative dielectric constant, εr, for FR42 is 4.2. throughout the scope of this thesis.
The equations used by this calculator can be found in [50], p232-235, and are too extensive to
include in this appendix.
2FR4 is the specific fibre glass commonly used as dielectric in PCBs.
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A.9 Fibre-Optic Interface PCB Details
A.9.1 Fibre-Optic Driver Design
The only design parameter present in the driver circuit is R2 as shown in Figure A.21. The fibre-
optic transmitter recommended operating conditions state a peak forward current of between 20
mA and 90 mA but with a maximum average forward current of 60 mA [52]. Seeing that there
are 17 of these circuits on a fibre-optic interface PCB, an average forward current of <30 mA is
chosen to reduce power usage. The transmitter forward voltage is 2.1 V and so R2 is calculated
as:
R2
Vcc
C1
R1
C2
Vcc
+
VF
-
Figure A.21: Fibre-Optic Transmitter Driving Circuit
R2 =
VCC−VF
IF
=
5−2.1
30×10−3 ≈ 100Ω (A.9.1)
The power dissipated by the resistor is:
P = I 2F ×R2 = 84.1 mW (A.9.2)
This results in the choice of the 1206 resistor package with a power rating of 250 mW.
A.9.2 Fibre-Optic Receiver Circuit
There are no design parameters present in the receiving circuit as shown in Figure A.22.
Vcc
C1
R1
Figure A.22: Fibre-Optic Receiver Circuit
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Appendix B
Active-Rectifier Control Details
B.1 Current-Loop Plant Linearisation details
B.1.1 Step 1: Determine State-Space Variables
To determine the AR state-space variables, the four circuit states are analysed as listed below:
State Active Switches Vac Vab
1 S1;S3 or S2;S4 > 0 0 V
2 S1;S4 > 0 Vcb
3 S1;S3 or S2;S4 < 0 0 V
4 S2;S3 < 0 -Vcb
Table B.1: Active-Rectifier Circuit States
The switch symbols are used as depicted in Figure 4.4. States 1 and 2 yield identical differ-
ential equations to that of states 3 and 4. Therefore only the first two states are analysed. This
analysis assumes the switches and diodes to be ideal and that the AR operates in continuous-
conduction mode. The input-inductor resistance, RL, is included in the analysis however, the
equivalent series resistance of the bus capacitor is ignored. The effects of dead-time are also
ignored. The state-variable vector, x, and the state output, y, are defined as:
x =
[
x1
x2
]
=
[
iL
vcb
]
(B.1.1)
y = iL (B.1.2)
State 1 is represented by the circuit diagram shown in Figure B.1, which yields the following
state equation and output equation during d ·Tar:
x˙ = A1x+B1vac (B.1.3)
y = C1x (B.1.4)
where
A1 =
[−RLL 0
0 − 1CcbRO
]
; B1 =
[ 1
L
0
]
; C1 =
[
1 0
]
(B.1.5)
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cbac
L
Ocb
L
Figure B.1: Active Rectifier Circuit: State 1
State 2 is represented by the circuit diagram shown in Figure B.2, which yields the following
state equation and output equation during (1−d) ·Tar:
x˙ = A2x+B2vac (B.1.6)
y = C2x (B.1.7)
where
A2 =
[−RLL − 1L
1
Ccb
− 1CcbRO
]
; B2 =
[ 1
L
0
]
; C2 =
[
1 0
]
(B.1.8)
cbac
L
Ocb
L
Figure B.2: Active Rectifier Circuit: State 2
B.1.2 Step 3: Determine Perturbation Equations
The perturbation, v˜ac, is assumed to be zero due to the slow-changing1 vac, compared to iL. The
perturbation equations are calculated from Eq 4.2.17 to 4.2.22. Substitution yields:
X˙+ ˙˜x =
[
A1D+A2 (1−D)
]
X+
[
A1D+A2 (1−D)
]
x˜+
[
B1D+B2 (1−D)
]
Vac
+
[
(A1−A2)X+(B1−B2)Vac
]
d˜+
[
(A1−A2) x˜
]
d˜ (B.1.9)
However:
X˙ = 0 (B.1.10)
1The input voltage, vac, has a frequency of 50 Hz.
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and terms containing products of x˜ and d˜ are neglected. The steady-state state equation is
obtained by setting the perturbations and their time derivatives to zero:
AX+BVac = 0 (B.1.11)
with
A = A1D+A2 (1−D) (B.1.12)
and
B = B1D+B2 (1−D) (B.1.13)
The perturbation state-equation is thus given as:
˙˜x = Ax˜+
[
(A1−A2)X+(B1−B2)Vac
]
d˜ (B.1.14)
Similarly, substitution yields the steady-state output equation:
Y = CX (B.1.15)
with
C = C1D+C2 (1−D) (B.1.16)
and the perturbation output-equation is given as:
y˜ = Cx˜+
[
(C1−C2)X
]
d˜ (B.1.17)
B.1.3 Step 4: Determine Plant Transfer Function
The perturbation equations established in Appendix B.1.2 can be simplified by examining the
two specific states in question. The state matrices and vectors of Eq. B.1.5 and B.1.8 yield:
B1 = B2 (B.1.18)
and
C1 = C2 (B.1.19)
The perturbation state- and output-equation are therefor:
˙˜x = Ax˜+
[
(A1−A2)X
]
d˜ (B.1.20)
and
y˜ = Cx˜ (B.1.21)
Taking the Laplace transform of each perturbation term results in:
sx˜(s) = Ax˜(s)+
[
(A1−A2)X
]
d˜(s) (B.1.22)
or
x˜(s) =
[
sI−A]−1[(A1−A2)X]d˜(s) (B.1.23)
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and
y˜(s) = Cx˜(s) (B.1.24)
Substitution of Eq. B.1.23 into Eq. B.1.24 yields the desired linear transfer function:
GI(s) =
y˜(s)
d˜(s)
=
i˜L(s)
d˜(s)
= C
[
sI−A]−1[(A1−A2)X] (B.1.25)
of the plant with the switch duty ratio perturbation as input and the input-inductor current
perturbation as output. I is defined as a 2×2 identity-matrix.
B.1.4 Step 5: Plant Transfer Function in Symbolic From
Substitution of the symbolic state matrices (A1, A2) and the row vectors (C1, C2) into Eq. B.1.25
results in the symbolic plant transfer function:
GI(s) =
Vcbs
L +
Vcb
ROLCcb
+ IL(1−D)LCcb
s2+
(
RL
L +
1
ROCcb
)
s+ RLROLCcb +
(1−D)2
LCcb
(B.1.26)
The boost ratio of a step-up converter, as discussed in [37], p173, is given as:
Vcb
Vac
=
1
1−D (B.1.27)
with an RMS value of Vac in this case. Assuming a lossless circuit yields:
IL
Icb
=
1
1−D (B.1.28)
Using Ohm’s law and rearranging terms, yields:
IL =
Vcb
RO (1−D) (B.1.29)
Substituting Eq. B.1.29 into Eq. B.1.26 results in the simplified plant transfer function:
GI(s) =
Vcb
L
×
s+ 2ROCcb
s2+
(
RL
L +
1
ROCcb
)
s+ RLROLCcb +
(1−D)2
LCcb
(B.1.30)
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B.1.5 Step 6: Quantify Plant Transfer Function
The DC operating point is used to quantify the model. This operating point is determined by
the system parameters as listed below. Starting with the predefined SST parameter:
Parameter Symbol Equation Value Units
SST Power Rating PSST 60 kW
Table B.2: SST Parameter
The predefined phase parameters:
Parameter Symbol Equation Value Units
Phase Power Rating Pph PSST ÷3 = 20 kW
3-Phase Input Line-Voltage Vll 6.6 kV rms
3-Phase Input Phase-Voltage Vph Vll÷
√
3 = 3.81 kV rms
Input-Inductor Current IL Pph÷Vph = 5.25 A rms
Peak Inductor Current ILp IL×
√
2 = 7.42 Ap
Peak Input Phase-Voltage Vphp Vph×
√
2 = 5.39 kVp
Number of Cells per Phase N 15 Units
Table B.3: Phase Parameters
The predefined cell parameters:
Parameter Symbol Equation Value Units
Cell Power Rating Pcell Pph÷N = 1.33 kW
Peak Cell Input-Voltage Vac Vphp÷N = 359.26 Vp
Input-Inductance L 5 mH
Inductor Resistance RL 0.5 Ω
AR Boost Ratio Boost 1.2 Units
Cell Bus-Voltage Vcb Vac×Boost = 431.11 V
Load Resistance RO V 2cb ÷Pcell = 139.39 Ω
Cell Bus-Capacitance Ccb 200 µF
Table B.4: Cell Parameters
The only variable left to quantify is the AR duty cycle, D. This value changes during normal
AR operation, ranging between 0 and 1. This means that the current-loop plant model varies
during normal AR operation. Figure B.3 depicts the frequency response of this plant for varied
values of D from 0 to 1, in incremental steps of 0.1.
It is clear that the low-frequency gain as well as the phase transition of the model varies
with different values of D. The effect of an ever changing D within the current-loop plant
model is kept in mind throughout the control design. However, a fixed value for D is calculated
to quantify the plant model. Combining Eq. B.1.27 and the definition of Boost, in Table B.4,
results in:
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Figure B.3: Frequency Response of the Current-Loop Plant Model, GI(s), with D = zero to one
Vcb
Vac
=
√
2×Boost = 1
1−D (B.1.31)
with a Vac RMS value. Rearranging terms yields:
D = 1− 1√
2×Boost = 0.4107 (B.1.32)
Substitution of D and the parameters listed in Table B.4 into Eq. B.1.30 yields the quantified
plant transfer function:
GI(s) = 8.622×104 × s+71.747s2+135.9s+3.508×105 (B.1.33)
B.1.6 Plant Model Analysis
The linear model transfer function is analysed by varying specific system parameters to deter-
mine the model sensitivity to such physical changes. The parameters present in the model, that
might be changed in practical tests and implementations, are varied in such a manner that an
increase and decrease is evaluated. The input-inductor value, L, is varied in Figure B.4, which
alters the resonant frequency and significantly alters the model gain beyond this frequency. The
inductor resistance, RL, is varied in Figure B.5, which only alters the sharpness of the resonant
gain spike and the phase drop. Both the inductor value, L, and the inductor resistance, RL, are
varied in Figure B.6, which combines the results of the previous two changes. The cell bus-
voltage, Vcb, is varied in Figure B.7, which alters the model gain across the entire frequency
spectrum.
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Figure B.4: Frequency Response of GI(s): (a) L = 5 mH; (b) L = 1 mH; (c) L = 25 mH
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Figure B.5: Frequency Response of GI(s): (a) RL = 0.5 Ω; (b) RL = 0.1 Ω; (c) RL = 2.5 Ω
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Figure B.6: Frequency Response of GI(s): (a) L = 5 mH RL = 0.5 Ω; (b) L = 1 mH RL = 0.1 Ω; (c) L =
25 mH RL = 2.5 Ω
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Figure B.7: Frequency Response of GI(s): (a) Vcb = 431; (b) Vcb = 431×0.5 = 215; (c) Vcb = 431×2 =
646
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B.2 Current-Loop Compensator Design details
B.2.1 Optimal Gain design
The inductor-current downslope is analysed because this is the slope parallel to the carrier slope
due to the negative feedback of the current loop. The downslope occurs during state 2, as
depicted in Figure B.2, which results in:
diL
dt
=
Vcb−Vac
L
(B.2.1)
with the worst case of Vac = 0:
diL
dt
=
Vcb
L
(B.2.2)
The carrier slope is defined as:
dCarrier
dt
=
Vs
Ts
=Vs · fs (B.2.3)
Implementing the compensator gain:
diL
dt
·GCI = dCarrierdt (B.2.4)
and therefor applying the steady state values from Appendix B.1.5 yields:
GCI =
Vs · fs ·L
Vcb
=
2 ·104 ·5×10−3
431.11
= 0.232 (B.2.5)
which results in a compensator gain of -12.69 dB at the switching frequency, far.
B.2.2 Current-Loop Analysis
The open current-loop detailed frequency responses with D = 0, D = 0.4107 and D = 1 are
shown in Figure B.8, B.9 and B.10 respectively. These figures indicate the positions of the
poles and zeros of both the plant and compensator. All three open-loops have an infinite gain
margin and stable phase margins of 40.6◦/40.5◦.
Figure B.11 depicts the unit-step transient response of the current-loop. The transient re-
sponse characteristics of the underdamped system are listed below:
Rise time, tr = 78.05 µs 0-100%
Peak time, tp = 153 µs
Peak overshoot, Mp = 1.386
Settling time, ts 2% = 472.5 µs
Figure B.12 depicts the impulse response of the current-loop.
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Figure B.8: Detailed Frequency Response of CI(s) ·GI(s) with D = 0
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Figure B.9: Detailed Frequency Response of CI(s) ·GI(s) with D = 0.4107
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Figure B.10: Detailed Frequency Response of CI(s) ·GI(s) with D = 1
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Figure B.11: Current-Loop Step Response
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Figure B.12: Current-Loop Impulse Response
B.3 Voltage-Loop Plant Linearisation details
The voltage-loop plant linearisation process involves the use of parameter values averaged over
a relatively long period. This method can be used due to the desired low voltage-loop band-
width.
B.3.1 Step 1: Determine the Switching-Stage Transfer Function
To determine the transfer function of the switching stage, as depicted in Figure B.13, we assume
a lossless circuit yielding:
Pin = Pout (B.3.1)
and therefor
Vac IL =Vcb Icb (B.3.2)
with Vac and IL as RMS values and Vcb and Icb as average values. Rearranging terms and
incorporating the peak inductor-current, ILp, results in:
Icb
ILp
=
Vac√
2Vcb
(B.3.3)
From Eq. B.1.27:
Vac =Vcb (1−D) (B.3.4)
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Figure B.13: Active-Rectifier Circuit Diagram Indicating Currents
and finally combining Eq. B.3.3 and B.3.4 yields:
Icb
ILp
=
1−D√
2
(B.3.5)
From Table B.4 and Eq. B.1.32, this gain value can be calculated as:
Icb
ILp
=
1−0.4107√
2
= 0.417 (B.3.6)
B.3.2 Step 2: Determine the Bus-Stage Transfer Function
Straightforward circuit analysis of the bus-stage, as shown in Figure B.14, yields the transfer
function:
GBUS(s) =
vcb
icb
=
1
Ccb
s+ 1CcbRO
(B.3.7)
Figure B.14: Active-Rectifier Bus-Stage Circuit Diagram
From Table B.4, this transfer function can be quantified as:
GBUS(s) =
5000
s+35.87
(B.3.8)
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B.3.3 Voltage-Loop Analysis
The open voltage-loop is analysed with the detailed frequency response, depicted in Figure B.15.
This figure indicates the poles and zeros of the plant, GV (s), and compensator, CV (s), respec-
tively. This open-loop has an infinate gain margin and a very stable phase margin of 101◦.
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Figure B.15: Detailed Frequency Response of CV (s) ·GV (s)
Figure B.16 depicts the transient response of the voltage-loop with a unity step input. The
transient response characteristics of this overdamped system are listed below:
Rise time, tr = 350 ms 0-90%
Settling time, ts 2% = 630 ms
Figure B.17 depicts the impulse response of the voltage-loop.
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Figure B.16: Voltage-Loop Step Response
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Figure B.17: Voltage-Loop Impulse Response
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B.4 Simulation Details
B.4.1 Current-Loop Simulation Setup
The simulation setup, as depicted in Figure B.18, is aimed at verifying circuit and control inte-
gration as well as current-loop functionality in terms of its reference tracking ability.
CI(s) PWM
iLref eI uI+
_
Vcb
+
_
Vac
IL
S1
S2
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ROCcb
D1
D2
D3
D4
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g4
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RL
d1d2
Figure B.18: Current-Loop Simulation setup
The simulation-setup details are listed below:
• The electrical component values are:
Vac = 166.7 sin(2pi fin t) V
L = 5.8 mH
RL = 0.5+6 Ω
Ccb = 200 µF
RO = 110 Ω
The inductor resistance, RL, represents two lumped resistor values. One is the actual
inductor resistance and the second is an input resistor of 6 Ω. The input resistor is added
for protection in the measurement test setup, to absorb power if an error occurs causing
high current flow.
• The IGBT and Diode are system level models found in the Simplorer8 library, LIBRARY:
Simplorer Elements\Basic Elements\Circuit\Semiconductor System Level. The compo-
nent settings are as follows:
Type = Equivalent Line
Forward Voltage = 0.8 V
Bulk Resistance = 1 mΩ
Reverse Resistance = 10 kΩ
Stellenbosch University http://scholar.sun.ac.za
APPENDIX B. ACTIVE-RECTIFIER CONTROL DETAILS 195
• The current-loop reference is a sinusoid, in phase with Vac:
iLre f (t) = 5 sin(2pi fin t) (B.4.1)
• The compensator, CI(s), is modeled as the transfer function of Eq. 4.2.35.
• The PWM component of the current-loop implements unipolar-voltage switching with
two sawtooth carriers, as explained in Section 4.2.1. Gating signal, d1, is dependent
on the compensator output, uI , and Carrier1. Gating signal, d2, is dependent on uI and
Carrier2. Switches S2 and S3 are gated on the signals d1 and d2 respectively. Switches S1
and S4 are gated on the inverse of signals d1 and d2 respectively.
B.4.2 Current-Loop Reference-Step Simulation Analysis
Three simulations are presented aimed at verifying acceptable current-loop operation during
reference steps. The input voltage, for all three simulation, is set as:
Vac = 130 sin(2pi fin t) V (B.4.2)
The first simulation introduces a reference step, at t = 157.5 ms, of iLre f = 3 Ap to iLre f =
1.5 Ap. This reduces the input power by 50% at an arbritrary position of the sinusoidal current.
Figure B.19 depicts iL and the iLre f step-down on the left and a detailed result on the right. It is
shown that iL successfully tracks iLre f within± 15 switching cycles, with a± 40 % overshoot.
This result corrisponds with the underdamped system discribed in Appendix B.2.2.
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Figure B.19: Inductor Current and Current-Loop Reference
The second simulation introduces a reference step, at t = 145 ms, of iLre f = 1.5 Ap to
iLre f = 3 Ap. This increases the input power by 100% at the peak of the sinusoidal current.
Figure B.20 depicts iL and the iLre f step-up on the left and a detailed result on the right. It is
shown that iL successfully tracks iLre f within± 19 switching cycles, with a± 40 % overshoot.
This result also corrisponds with the underdamped system discribed in Appendix B.2.2.
Figure B.21 depicts the vcb transient response of the first simulation on the left and the
transient response of the second simulation on the right. The vcb value merely increases when
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Figure B.20: Inductor Current and Current-Loop Reference
the input power is increased and decreases when the input power is decreased, maintaining its
100 Hz ripple throughout. Each transient endures for ± 12 ripple cycles.
150 200 250
140
160
180
200
220
time(ms)
A
m
pl
itu
de
 (V
)
150 200 250
140
160
180
200
220
time(ms)
A
m
pl
itu
de
 (V
)
Figure B.21: Cell Bus-Voltage
The final simulation introduces a reference step-up, at t = 160 ms, of iLre f = 1.5 Ap to iLre f
= 3 Ap, and a reference step-down, at t = 240 ms, of iLre f = 3Ap to iLre f = 1.5Ap. The power
is thus increased or decreased at zero crossings of the sinusoidal current. Figure B.22 depicts
iL and the iLre f step-up on the left, and step-down on the right. It is shown that iL seamlessly
tracks iLre f in both cases.
The simulation results presented in this appendix verify acceptable current-loop operation
during reference steps. The fast tracking ability of the current-loop, due to its high bandwidth,
is also verified. The observed overshoots are expected given the step response of the closed
current-loop, discussed in Appendix B.2.2.
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Figure B.22: Inductor Current and Current-Loop Reference
B.4.3 Active-Rectifier Simulation Setup
The simulation setup, as depicted in Figure B.23, is aimed at verifying current- and voltage-loop
integration as well as voltage-loop functionality in terms of its reference tracking ability.
CI(s) PWM
iLref eI uI+
_
Vcb
+
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Vac
IL
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S3
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ROCcb
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D4
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g3
g4
a
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RL
d1d2
CV(s)
Vcbref eV uV+
_
V
Figure B.23: Active-Rectifier Simulation Setup
The simulation-setup details are listed below:
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• The electrical component values are:
Vac = 125 sin(2pi fin t) V
L = 5.8 mH
RL = 0.5+6 Ω
Ccb = 200 µF
RO = 267 Ω
The inductor resistance, RL, represents two lumped resistor values. One is the actual
inductor resistance and the second is an input resistor of 6 Ω. The input resistor is added
for protection in the measurement test setup, to absorb power if an error occurs causing
high current flow.
• The IGBT and Diode are system level models found in the Simplorer8 library, LIBRARY:
Simplorer Elements\Basic Elements\Circuit\Semiconductor System Level. The compo-
nent settings are as follows:
Type = Equivalent Line
Forward Voltage = 0.8 V
Bulk Resistance = 1 mΩ
Reverse Resistance = 10 kΩ
• The voltage-loop reference is a constant value set to the desired average bus-voltage:
Vcbre f = 150 V (B.4.3)
• The compensator, CV (s), is modeled as the transfer function of Eq. 4.2.42.
• The output of the voltage compensator, uv, is multiplied with a unit sinusoid, in phase
with Vac, to generate the current-loop reference:
iLre f (t) = uv(t) · sin(2pi fin t) (B.4.4)
• The compensator, CI(s), is modeled as the transfer function of Equation 4.2.35.
• The PWM component of the current-loop implements unipolar-voltage switching with
two sawtooth carriers, as explained in Section 4.2.1. Gating signal, d1, is dependent
on the compensator output, uI , and Carrier1. Gating signal, d2, is dependent on uI and
Carrier2. Switches S2 and S3 are gated on the signals d1 and d2 respectively. Switches S1
and S4 are gated on the inverse of signals d1 and d2 respectively.
B.4.4 Load-Step Simulation Analysis
Two simulations are presented, aimed at verifying acceptable AR operation during load steps.
The first simulation introduces a load step, at t = 1.5 s, of RO = 110 Ω to RO = 267 Ω. This
reduces the power delivered to the load by 59 %.
Figure B.24 depicts the vcb transient response on the left and its detailed result on the right.
While the energy transfered from Ccb to RO is reduced almost instantly, the energy transfered
from L to Ccb has a relatively slow transient, caused by the low voltage-loop bandwidth. Exam-
ining Ccb, the energy input is larger than the energy output which causes vcb to rise, and then
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Figure B.24: Cell Bus-Voltage
fall again as the energy input is decreased. The detailed transient shows that the 100 Hz ripple
is maintained throughout.
Figure B.25 depicts the transient response of iL and iLre f on the left and their detailed
result on the right. Both iLre f and iL, tracking it, have a relatively slow transient caused by the
low voltage-loop bandwidth. This current transient is a representation of the energy transient,
transfered from L to Ccb. Also referred to as the Ccb energy input. The detailed result shows
that iL adequately tracks iLre f throughout.
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Figure B.25: Inductor Current and Current-Loop Reference
The second simulation introduces a load step, at t = 1 s, of RO = 267 Ω to RO = 110 Ω. This
increases the power delivered to the load by 140 %.
Figure B.26 depicts the vcb transient response on the left and its detailed result on the right.
While the energy transfered from Ccb to RO increases almost instantly, the energy transfered
from L to Ccb has a relatively slow transient, caused by the low voltage-loop bandwidth. Ex-
amining Ccb, the energy output is larger than the energy input which causes vcb to drop, and
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then rise again as the energy input is increased. The detailed result shows that the 100 Hz ripple
is maintained with 4 slightly deformed peaks, analysed in the inductor-current discussion to
follow and better illustrated in Figure B.28.
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Figure B.26: Cell Bus-Voltage
Figure B.27 depicts the transient response of iL and iLre f on the left and their detailed
result on the right. Both iLre f and iL, tracking it, have a relatively slow transient caused by the
low voltage-loop bandwidth. This current transient is a representation of the energy transient,
transfered from L to Ccb. Also referred to as the Ccb energy input. The detailed result shows
that iL adequately tracks iLre f , however iL has some peaks where the current-loop fails to track
iLre f . This is due to vcb dropping below vac which causes the AR to act as a full-bridge passive
rectifier. These current peaks cause the slightly deformed voltage peaks depicted in Figure B.28.
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Figure B.27: Inductor Current and Current-Loop Reference
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Figure B.28: Cell Bus-Voltage
Figure B.29 depicts the transient response of uI and the two carriers on the left and their
detailed result on the right. The transient response, as with the inductor-current transient re-
sponse, indicates where the AR operates as a full-bridge passive rectifier. This operation causes
uI to exceed the carrier amplitude limits, because the current-loop attempts to control a system
over which it has no control. As soon as vcb exceeds vac, the control-loop regains control and
the AR operates normally.
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Figure B.29: PWM Signals: (a) Carrier1; (b) Carrier2; (c) uI
The simulation results presented in this appendix verify acceptable AR operation during
load steps. It is also shown that iL peaks can be expected when the load step causes vcb to drop
below vac during the vcb transient.
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B.5 Test Measurement Details
B.5.1 Current-Loop Test Setup
The test setup, as depicted in Figure B.30, is aimed at verifying circuit and control implemen-
tation as well as current-loop functionality in terms of its reference tracking ability.
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Figure B.30: Current-Loop Test Setup
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The test-setup details are listed below:
• The control is jointly implemented on the MC and CC, as discussed in Section 4.4. The
voltage-loop is disabled by replacing uV with a constant 5 Ap, to be multiplied with the
synchronised unit-sinusoid.
• The input voltage, Vac, is received from a bench variac capable of supplying a 0-230 V
line-neutral voltage.
• The inductor, L has a value of 5.8 mH.
• The inductor resistance, RL, represents two lumped resistor values. One is the actual
inductor resistance and the second is an input resistor of 6 Ω. The input resistor is added
for protection, to absorb power if an error occurs causing high current flow.
• The cell bus-capacitor, Ccb, has a value of 200 µF.
• The load resistor, RO, has a value of 110 Ω.
• The AR and DC-DC converter is a unit within the cell. The AR is thus tested separate
from the DC-DC converter by removing the isolation transformer and connecting the load
to the DC-DC output terminals. Switches S5 and S8 are closed while switches S6 and S7
remain open. Figure B.31 depicts the cell configuration.
Vcb
+
_
Vac
Active-Rectifier DC-DC Converter Full-Bridge
IL
RO
S2
S1
S4
S3
S6
S5
S8
S7
Figure B.31: DC-DC Bypass Cell-Setup
B.5.2 Current-Loop Reference-Step Measurement Analysis
In this section two measurement tests are presented aimed at verifying acceptable current-loop
operation during reference steps.
The first test introduces a reference step of: iLre f = 3 to 1.5 Ap. This reduces the input
power by 50 % at an arbritrary position of the sinusoidal current. Figure B.32 depicts the iL
step-down on the left and a detailed result on the right. It is shown that iL successfully tracks
iLre f with a ± 30 % overshoot compared to the iLre f step size.
The second test introduces a reference step of: iLre f = 1.5 to 3 Ap. This increases the input
power by 100 % at an arbritrary position of the sinusoidal current. Figure B.33 depicts the iL
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Figure B.32: Oscilloscope Measurement: Inductor Current
step-up on the left and a detailed result on the right. It is shown that iL successfully tracks iLre f
with a ± 70 % overshoot compared to the iLre f step size.
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Figure B.33: Oscilloscope Measurement: Inductor Current
Figure B.34 depicts the vcb transient response of the first measurement test on the left and its
transient response of the second measurement test on the right. The vcb value merely increases
when the input power is increased and decreases when the input power is decreased, maintaining
its 100 Hz ripple throughout. Each transient endures for ± ten ripple cycles.
The test measurements presented in this appendix verify acceptable current-loop operation
during reference steps. The fast tracking ability of the current-loop, due to its high bandwidth,
is also verified. The observed overshoots are expected given the step response of the closed
current-loop, discussed in Appendix B.2.2.
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Figure B.34: Oscilloscope Measurement: Cell Bus-Voltage
B.5.3 Active-Rectifier Test Setup
The test setup, as depicted in Figure B.35, is aimed at verifying successful current- and voltage-
loop integration as well as voltage-loop functionality in terms of its reference tracking ability.
The test-setup details are listed below:
• The control is jointly implemented on the MC and CC, as discussed in Section 4.4. The
voltage-loop constant reference is set to 150V.
• The input voltage, Vac, is received from a bench variac capable of supplying a 0-230 V
line-neutral voltage.
• The inductor, L has a value of 5.8 mH.
• The inductor resistance, RL, represents two lumped resistor values. One is the actual
inductor resistance and the second is an input resistor of 6 Ω. The input resistor is added
for protection, to absorb power if an error occurs causing high current flow.
• The cell bus-capacitor, Ccb, has a value of 200 µF.
• The load resistor, RO, has a value of 277 Ω or 110 Ω.
• The AR and DC-DC converter is a unit within the cell. The AR is thus tested separate
from the DC-DC converter by removing the isolation transformer and connecting the load
to the DC-DC output terminals. Switches S5 and S8 are closed while switches S6 and S7
remain open. Figure B.31 depicts the cell configuration.
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Figure B.35: Active-Rectifier Test Setup
B.5.4 Load-Step Measurement Analysis
Two measurement tests are presented, aimed at verifying acceptable AR operation during load
steps. The first test introduces a load step of 110 Ω to 277 Ω. This results in an output power
step-down of ± 40 %.
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Figure B.36 depicts the vcb transient oscilloscope measurement on the left and the detailed
measurement on the right. While the energy transfered from Ccb to RO steps down almost
instantly, the energy transfered from L to Ccb has a relatively slow transient, caused by the low
voltage-loop bandwidth. Examining Ccb, the energy input is larger than the energy output which
causes vcb to rise, and then fall again as the energy input is decreased. The detailed measurement
shows that the 100 Hz ripple is maintained throughout, although its amplitude is decreased.
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Figure B.36: Oscilloscope Measurement: Cell Bus-Voltage
Figure B.37 depicts the iL transient oscilloscope measurement on the left and the detailed
measurement on the right. The iL transient is a representation of the energy transient, transfered
from L to Ccb. Also referred to as the Ccb energy input. The detailed measurement shows that
iL maintains its sinusoidal profile throughout.
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Figure B.37: Oscilloscope Measurement: Inductor-Current
The second test introduces a load step of 277 Ω to 110 Ω. This results in an output power
step-up of ± 150 %.
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Figure B.38 depicts the vcb transient oscilloscope measurement on the left and the detailed
measurement on the right. While the energy transfered from Ccb to RO steps up almost instantly,
the energy transfered from L to Ccb has a relatively slow transient, caused by the low voltage-
loop bandwidth. Examining Ccb, the energy output is larger than the energy input which causes
vcb to drop, and then rise again as the energy input is increased. The detailed measurement
shows that the 100 Hz ripple is maintained throughout, although its amplitude is increased.
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Figure B.38: Oscilloscope Measurement: Cell Bus-Voltage
Figure B.39 depicts the iL transient oscilloscope measurement on the left and the detailed
measurement on the right. The iL measurement is a representation of the energy transient,
transfered from L to Ccb. Also referred to as the Ccb energy input. The detailed measurement
shows that iL maintains its sinusoidal profile throughout.
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Figure B.39: Oscilloscope Measurement: Inductor-Current
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The iL peaks at power step-up, as shown in Appendix B.4.4 Figure B.27, are not as promi-
nent in this test. This is partly because Vac is also decreased at power step-up due to the voltage-
drop increase across the variac, for example.
The simulation results presented in this appendix verify acceptable AR operation during
load steps.
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Appendix C
Cascaded Active-Rectifier Control Details
C.1 Current-Loop Plant Expansion details
The plant analysis starts by using the two AR states discussed in Appendix B.1.1. Each AR
in the stack can represent State 1 or State 2. The physical CAR thus has an enormous amount
of states consisting of combinations of AR State 1 and State 2. Averaging is used to construct
two CAR states with all the ARs simultaneously representing AR State 1 or State 2. Figure C.1
depicts the two CAR states.
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Figure C.1: Cascaded Active-Rectifier Circuit Diagram: (a) State 1; (b) State 2
These two state circuits can be reduced to the two AR state circuits. This reduction however
involves certain circuit parameter changes. The parameter changes from one AR to an N AR
stack is listed below:
210
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Parameter One AR N AR Stack Units
Power Rating P N ·P kW
Input-Voltage Vac N ·Vac Vp
Input-Inductor Current IL IL A
Input-Inductance L L mH
Inductor Resistance RL RL Ω
Bus-Voltage Vcb N ·Vcb V
Bus Capacitance Ccb Ccb/N µF
Load Resistance RO N ·RO Ω
Table C.1: Active-Rectifier and N Active-Rectifier Stack State Parameters
The averaged state circuits are thus depicted in Figure C.2.
N Vac
+
_
CacbIL
L RL
IL
L RL
+
_
Cacb
(b)(a)
N Vac N Vacb N RaO N Vacb N RaONN
Figure C.2: Simplified Cascaded Active-Rectifier Circuit Diagram: (a) State 1; (b) State 2
These states are thus identical to the states used to determine the AC small-signal linear
model of a single AR. The symbolic parameters in the AR model are thus altered to model the
N AR stack:
GI(s) =
NVcb
L
×
s+ 2ROCcb
s2+
(
RL
L +
1
ROCcb
)
s+ RLROLCcb +
N(1−D)2
LCcb
(C.1.1)
C.2 Current-Loop Analysis
The open current-loop detailed frequency responses with D = 0, D = 0.4107 and D = 1 are
shown in Figure C.3, C.4 and C.5 respectively. These figures indicates the positions of the
poles and zeros of both the plant and compensator. All three open-loops have an infinite gain
margin and stable phase margins of 42.4◦.
Figure C.6 depicts the unit-step transient response of the current-loop. The transient re-
sponse characteristics of the underdamped system are listed below:
Rise time, tr = 55.9 µs 0-100%
Peak time, tp = 111 µs
Peak overshoot, Mp = 1.398
Settling time, ts 2% = 338 µs
Figure C.7 depicts the impulse response of the current-loop.
Stellenbosch University http://scholar.sun.ac.za
APPENDIX C. CASCADED ACTIVE-RECTIFIER CONTROL DETAILS 212
100 102 104 106
−180
−135
−90
−45
0
P.M.: 42.4 deg
Freq: 5.15e+003 Hz
Frequency (Hz)
Ph
as
e 
(de
g)
−50
0
50
100
G.M.: Inf
Freq: Inf
Stable loop
M
ag
ni
tu
de
 (d
B)
Plant Complex Pole Pair
Compensator Pole
Compensator Zero
Plant Zero
Figure C.3: Detailed Frequency Response of CI(s) ·GI(s) with D = 0
100 102 104 106
−180
−135
−90
−45
0
P.M.: 42.4 deg
Freq: 5.15e+003 Hz
Frequency (Hz)
Ph
as
e 
(de
g)
−50
0
50
100
G.M.: Inf
Freq: Inf
Stable loop
M
ag
ni
tu
de
 (d
B)
Plant Complex Pole Pair
Plant Zero
Compensator Zero
Compensator Pole
Figure C.4: Detailed Frequency Response of CI(s) ·GI(s) with D = 0.4107
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Figure C.5: Detailed Frequency Response of CI(s) ·GI(s) with D = 1
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Figure C.6: Current-Loop Step Response
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Figure C.7: Current-Loop Impulse Response
C.3 Voltage-Loop Analysis
The open-voltage-loop is analysed with the detailed frequency response, depicted in Figure C.8.
This figure indicates the poles and zeros of the plant, GV (s), and compensator, CV (s), respec-
tively. This open-loop has an infinate gain margin and a very stable phase margin of 104◦.
Figure C.9 depicts the transient response of the voltage-loop with a unity step input. The
transient response characteristics of this overdamped system are listed below:
Rise time, tr = 184 ms 0-90%
Settling time, ts 2% = 364 ms
Figure C.10 depicts the impulse response of the voltage-loop.
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Figure C.8: Detailed Frequency Response of CV (s) ·GV (s)
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Figure C.9: Voltage-Loop Step Response
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Figure C.10: Voltage-Loop Impulse Response
C.4 Simulation Details
C.4.1 Cascaded Active-Rectifier Simulation Setup
The simulation setup, as depicted in Figure C.11, is aimed at verifying current- and voltage-loop
integration as well as natural bus-voltage balancing and rebalancing of two ARs.
The simulation-setup details are listed below:
• The electrical component values are:
Vac = 250sin(2pi fin t) V
L = 5.8 mH
RL = 6+0.5 Ω
Cacb, Cbcb = 200 µF
RaO, RbO = 110 Ωor267 Ω
The inductor resistance, RL, represents two lumped resistor values. One is the actual
inductor resistance and the second is an input resistor of 6 Ω. The input resistor is added
for protection in the measurement test setup, to absorb power if an error occurs causing
high current flow.
• The IGBT and Diode are system level models found in the Simplorer8 library, LIBRARY:
Simplorer Elements\Basic Elements\Circuit\Semiconductor System Level. The compo-
nent settings are as follows:
Type = Equivalent Line
Forward Voltage = 0.8 V
Bulk Resistance = 1 mΩ
Reverse Resistance = 10 kΩ
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Figure C.11: Cascaded Active-Rectifier Simulation setup
• The voltage-loop reference is a constant value set to the desired average total bus-voltage:
VcbT re f = 300 V (C.4.1)
• The total cell bus-voltage feedback is the summation of the respective cell bus-voltages.
• The compensator, CV (s), is modeled as the transfer function of Eq. 5.2.20.
• The output of the voltage compensator, uV , is multiplied with a unit sinusoid, in phase
with Vac, to generate the current-loop reference:
iLre f (t) = uV (t) · sin(2pi fin t) (C.4.2)
• The compensator, CI(s), is modeled as the transfer function of Equation 5.2.15.
• The PWM component of the current-loop implements unipolar-voltage switching with
two pairs of interleaved sawtooth carriers, as explained in Section 5.2.1. Gating signal,
da1, is dependent on the compensator output, uI , and Carriera1. Gating signal, da2, is
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dependent on uI and Carriera2. Gating signal, db1, is dependent on uI and Carrierb1.
Gating signal, db2, is dependent on uI and Carrierb2. Switches Sa2 and Sa3 are gated on
da1 and da2 respectively. Switches Sa1 and Sa4 are gated on the inverse of da1 and da2
respectively. Switches Sb2 and Sb3 are gated on db1 and db2 respectively. Switches Sb1
and Sb4 are gated on the inverse of db1 and db2 respectively.
C.5 Test Measurement Details
C.5.1 Cascaded Active-Rectifier Test Setup
The two AR stack test setup, as depicted in Figure C.12, is aimed at verifying successful current-
and voltage-loop integration as well as natural cell bus-voltage balancing with equal loads and
natural cell bus-voltage rebalancing after an external perturbation.
The test-setup details are listed below:
• The control is jointly implemented on the MC and respective CCs, as discussed in Sec-
tion 5.4. The voltage-loop constant reference, VcbT re f , is set to 300V.
• The input voltage, Vac, is received from a bench variac capable of supplying a 0-230 V
line-neutral voltage.
• The inductor, L has a value of 5.8 mH.
• The inductor resistance, RL, represents two lumped resistor values. One is the actual
inductor resistance and the second is an input resistor of 6 Ω. The input resistor is added
for protection, to absorb power if an error occurs causing high current flow.
• The cell bus-capacitors, Cacb and Cbcb, each has a value of 200 µF.
• The load resistors, RaO and RbO, has values of 267 Ω or 110 Ω.
• The AR and DC-DC converter is a unit within the cell. Each AR is thus tested separate
from the respective DC-DC converter by removing the isolation transformer and connect-
ing the respective load to the respective DC-DC output terminals. Switches Sa5, Sa8, Sb5
and Sb8 are closed while switches Sa6, Sa7, Sb6 and Sb7 remain open. Figure B.31 depicts
the cell configuration.
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Figure C.12: Cascaded Active-Rectifier Test Setup
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Appendix D
DC-DC Converter Control Details
D.1 DC-DC Converter Voltage-Loop Details
D.1.1 Voltage-Loop Plant Linearisation Details
The TPI parameters used to quantify the DC-DC voltage-loop plant model, are listed below:
Parameter Symbol Equation Value Units
TPI Power Rating PT PI 60 kW
TPI Bus-Voltage Vib 800 V
Load Resistance RO V 2ib ÷PT PI = 10.67 Ω
TPI Bus-Capacitance Cib 14.1 mF
TPI Bus Bleeding-Resistance Rbleed 11 kΩ
Table D.1: Three-Phase Inverter Parameters
220
Stellenbosch University http://scholar.sun.ac.za
APPENDIX D. DC-DC CONVERTER CONTROL DETAILS 221
D.1.2 Voltage-Loop Plant Model Analysis
Figure D.1 shows the frequency response of the voltage-loop plant model with variations in the
load resistance, RO. An increase in this resistance and thus a decrease in the power-transfer,
results in an increased low-frequency gain and a shift in the phase transition. This shift is to a
lower frequency. There is however no variation in the plant bandwidth.
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Figure D.1: Frequency Response of GV (s) with RO: (a) 10.67 Ω; (b) 100 Ω; (c) 1 kΩ; (d) Rbleed
D.1.3 DC-DC Voltage-Loop Analysis
The open-voltage-loop is analysed with the detailed frequency response, depicted in Figure D.2.
This figure indicates the poles and zeros of the plant, GV (s), and compensator, CV (s), respec-
tively. This open-loop has an infinate gain margin and a very stable phase margin of 93.9◦.
Figure D.3 depicts the transient response of the voltage-loop with a unity step input. The
transient response characteristics of this overdamped system are listed below:
Rise time, tr = 100.5 ms 0-90%
Settling time, ts 2% = 441.3 ms
Figure D.4 depicts the impulse response of the voltage-loop.
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Figure D.2: Detailed Frequency Response of CV (s) ·GV (s)
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Figure D.3: Voltage-Loop Step Response
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Figure D.4: Voltage-Loop Impulse Response
D.2 Test Measurement Details
D.2.1 Two-Phase Scaled SST Test Setup
The test setup, as depicted in Figure D.5, is aimed at verifying successful DC-DC control im-
plementation as well as active output-current balancing with an output-parallel load.
The test-setup details are listed below:
• The control is jointly implemented on MCA, MCB, CCA and CCB, as discussed in Sec-
tion 5.4 and 6.3. The AR voltage-loop constant references are set to 150 V each and the
DC-DC voltage-loop constant reference is also set to 150 V.
• The input voltages, VacA and VacB, are received from a bench variac capable of supplying
a 0-230 V line-neutral voltage.
• The inductors, LA and LB, both have a value of 5.8 mH.
• The inductor resistances, RLA and RLB, both represents two lumped resistor values. One is
the actual inductor resistance and the second is an input resistor of 6 Ω. The input resistor
is added for protection, to absorb power if an error occurs causing high current flow.
• The cell bus-capacitors, CcbA and CcbB, both have a value of 200 µF.
• The output bus-capacitor, Cib, has a value of 1650 µF.
• The load resistor, RO, has a value of 267 Ω or 110 Ω.
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Figure D.5: Two-Phase SST Test Setup
D.2.2 Single-Phase Full-Scale SST Test Setup
The test setup is similar to the setup depicted in Figure 6.2 with only one phase-stack in opera-
tion. The test is aimed at verifying successful full-scale SST operation at rated input-voltage as
well as successful addition of the TPI and three-phase output load.
The test-setup details are listed below:
• The control is jointly implemented on the MC and twelve CCs as discussed in Section 5.4
and 6.3 . The AR voltage-loop constant reference is set to 6 kV and the DC-DC voltage-
loop constant reference is set to 600 V.
• The input voltage, Vac is received from a three-phase variac capable of supplying a
0-400 V line-line voltage. This voltage is stepped to a 0-6.6 kV line-line voltage, with a
step-up transformer as depicted in Figure D.6
• The transformer leakage inductance is used as the input inductor, L, with a value in the
range of 120 mH.
• The cell bus-capacitors, Cacb−Clcb, each have a value of 200 µF.
• The TPI bus-capacitor, Cib, has a value of 14.1 mF.
Stellenbosch University http://scholar.sun.ac.za
APPENDIX D. DC-DC CONVERTER CONTROL DETAILS 225
• The load, including a load step, is set up as depicted in Figure D.7 with the following
resistor values:
Rib = 800Ω
Ro1 = 45Ω
Ro2 = 30Ω
Ro3 = 100Ω (D.2.1)
ac
in
Figure D.6: Single-Phase Full-Scale SST Input-Voltage Setup
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Rib
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Figure D.7: Single-Phase Full-Scale SST Load Setup
D.2.3 Three-Phase Full-Scale SST Test Setup
The test setup, as depicted in Figure 6.2, is aimed at verifying successful three-phase full-scale
SST operation in terms of total cell bus-voltage balancing between phases as well as active
output-current balancing.
The test-setup details are listed below:
• The control is jointly implemented on MCA, MCB, MCC and 36 CCs as discussed in
Section 5.4 and 6.3 . The AR voltage-loop constant references are set to 2.4 kV and the
DC-DC voltage-loop constant reference is set to 200 V.
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• The input voltages, VacA−VacC are received from a three-phase variac capable of supply-
ing a 0-400 V line-line voltage. This voltage is stepped to a 0-6.6 kV line-line voltage,
with three step-up transformer as depicted in Figure D.8
• The transformer leakage inductances are used as the input inductors, LA−LC, with values
in the range of 120 mH.
• The cell bus-capacitors, (CacbA−ClcbA)− (CacbC−ClcbC), each have a value of 200 µF.
• The TPI bus-capacitor, Cib, has a value of 14.1 mF.
• The load, including a load step, is set up as depicted in Figure D.9 with the following
resistor values:
Rib = 29Ω
Ro1 = 20.8Ω
Ro2 = 3.6Ω (D.2.2)
ac
inA
inB
inC
Figure D.8: Three-Phase Full-Scale SST Input-Voltage Setup
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Figure D.9: Three-Phase Full-Scale SST Load Setup
Stellenbosch University http://scholar.sun.ac.za
Bibliography
[1] J. D. Glover and M. S. Sarma, Power System Analysis and Design, 3rd ed., B. Stenquist,
Ed. Pacific Grove, CA USA: Brooks/Cole Thomson Learning, 2002, iSBN: 0-534-95367-
0. x, 1, 2
[2] T. Shoemaker and J. E. Mack, Lineman and Cableman’s Handbook. Mc Graw Hill, 2006,
iSBN: 0071467890. 2
[3] E. Runan, S. Sunhoff, S. Glover, and D. Galloway, “A power-electronic based distribution
transformer,” IEEE Transactions on Power Delivery, vol. 17, no. 2, pp. 537–543, Apr.
2002. 2, 3
[4] M. Wolf, “Design and implementation of a modular converter with application to a solid
state transformer,” Master’s thesis, Stellenbosch University, October 2009. 2, 3, 47
[5] J. W. van der Merwe and H. du T. Mouton, “Solid-state transformer topology selection,”
in Proceedings of the IEEE International Conference on Industrial Technology, Churchill,
Victoria 3842 Australia, Feb 2009. 2, 3, 4, 5
[6] J.-S. Lai, “Designing the next generation distribution transformers: New power electronic-
based hybrid and solid-state design approaches,” in Proceedings of the Lasted Interna-
tional Converence POWER AND ENERGY SYSTEMS, Palm Springs, CA, USA, Feb 2003.
2, 4
[7] J.Brooks, “Solid state transformer concept development,” Naval Material Command, Civil
Engineering Laboratory, Naval Construction Battalion Center, Port Hueneme, CA, Tech.
Rep., 1980. 2
[8] J. W. van der Merwe and H. du T. Mouton, “The solid-state transformer concept: A
new era in power distribution,” in Proceedings of the IEEE Africon Conference, Nairobi,
Kenya, Sept 2009. 3
[9] J. W. van der Merwe and H. du T. Mouton, “An investigation of the natural balancing
mechanisms of cascaded active-rectifiers,” in 14th International Power electronics and
Motion Conference (EPE-PEMC), 2010. 9, 17
[10] J. W. van der Merwe and H. du T. Mouton, “Natural balancing of the two-cell back-to-back
multilevel converter with specific application to the solid-state transformer concept,” in 4th
IEEE Conference on Industrial Electronics and Applications (ICIEA), Xi’An, China, June
2009, pp. 2955–2960. 9, 17
[11] C. F. Breet, “Private communication and collaboration,” 2009-2011. 10, 69, 107, 123,
162, 164
228
Stellenbosch University http://scholar.sun.ac.za
BIBLIOGRAPHY 229
[12] C. F. Breet, “Cell control and measurement system design for implementation in a solid-
state transformer,” Master’s thesis, Stellenbosch University, to be completed 2011. 14,
123, 128, 130, 157
[13] M. Hartman, “Inside current-mode control,” POWER designer, no. 106. [Online].
Available: http://www.national.com/vcm/national3/en_US/resources/power_designer/
PowerDesigner_106.pdf 15
[14] L. Dixon, “Average current mode control of switching power supplies,” Unitrode, Tech.
Rep. U-140, 1990. 16, 52
[15] L. Risbo, “Discrete-time modeling of continuous-time pulse width modulator loops,” in
AES 27th International Conference, Copenhagen, Denmark, September 2005. 21
[16] L. Risbo, M. C. W. Hoyeby, and M. A. E. Andersen, “A versatile discrete-time approach
for modeling switch-mode controllers,” IEEE Exlore, 2008, accessed: July 2009. 23
[17] Current Transducer LTS 6-NP, LEM, 2007. [Online]. Available: http://www.lem.com/
docs/products/lts%206-np%20e.pdf 27, 67
[18] THS4521 THS4522 THS4524 VERY LOW POWER, NEGATIVE RAIL INPUT, RAIL-TO-
RAIL OUTPUT, FULLY DIFFERENTIAL AMPLIFIER, Texas Instruments, December
2008, accessed: 13 February 2009. [Online]. Available: http://focus.ti.com/lit/ds/
sbos458e/sbos458e.pdf 27
[19] REF1004 1.2V and 2.5V Micropower VOLTAGE REFERENCE, Burr-Brown Corporation
from Texas Instruments Inc., Dallas, Texas, October 1993, accessed: 25 March 2009.
[Online]. Available: http://focus.ti.com/lit/ds/symlink/ref1004-2.5.pdf 27
[20] M. Parker, “Fpga vs. dsp design reliability and maintenance,” 2007, accessed: 31 August
2010. [Online]. Available: http://www.altera.com/literature/wp/wp-01023.pdf 30
[21] D. C. Dick, “Fpgas: The high-end alternative for dsp applications,” DSP Engineering,
2000, accessed: 31 August 2010. [Online]. Available: http://www.hunteng.co.uk/pdfs/
tech/DSP1736FPGA.pdf 32
[22] Cyclone III Device Handbook, Volume 1 and 2 ed., Altera, San Jose, October 2008,
accessed: 2 February 2009. [Online]. Available: http://www.altera.com/literature/hb/
cyc3/cyclone3_handbook.pdf 32, 38
[23] Nios II Processor Reference Handbook, Altera Corporation, May 2004, accessed: 2009.
32
[24] Serial Configuration Devices (EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128) Data
Sheet, Altera, San Jose, October 2008, accessed: 9 Februarie 2009. [Online]. Available:
http://www.altera.com/literature/hb/cfg/cyc_c51014.pdf 32
[25] CLOCK OSCILLATORS CSX750F SERIES, Citizen, accessed: 9 March 2009. [Online].
Available: http://www.citizencrystal.com/images/pdf/o-csx750f.pdf 32
[26] ULTRALOW SUPPLY-CURRENT/SUPPLY-VOLTAGE SUPERVISORY CIRCUITS, Texas
Instruments, Dallas, Texas, September 2004, accessed: 19 February 2009. [Online].
Available: http://pdf1.alldatasheet.com/datasheet-pdf/view/84899/TI/TPS3106.html 32
Stellenbosch University http://scholar.sun.ac.za
BIBLIOGRAPHY 230
[27] ADS807 12-Bit, 53MHz Sampling ANALOG-TO-DIGITAL CONVERTER, Burr-Brown
Products from Texas Instruments Inc., Dallas, Texas, 2002, accessed: 9 February
2009. [Online]. Available: http://pdf1.alldatasheet.com/datasheet-pdf/view/26748/TI/
ADS807E.html 33, 34, 165, 166, 168, 169, 170, 171
[28] 74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS, Texas
Instruments Inc., Dalllas, Texas, 1996, accessed: 27 February 2009. [Online]. Available:
http://www.digchip.com/datasheets/parts/datasheet/477/74ACT11244DW.php 35
[29] SN74LVC4245A OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER WITH
3-STATE OUTPUTS, Texas Instruments, Dallas, Texas, March 2005, accessed: 16 March
2009. [Online]. Available: http://focus.ti.com/lit/ds/symlink/sn74lvc4245a.pdf 35
[30] M25P16 16 Mbit, serial Flash memory, 75 MHz SPI bus interface, Numonyx,
December 2008, accessed: 3 March 2009. [Online]. Available: http://www.numonyx.
com/Documents/Datasheets/M25P16.pdf 37
[31] Extremely Accurate I2C RTC with Integrated Crystal and SRAM, Maxim Integrated
Products, Dalllas, Texas, 2008, accessed 23 February 2009. [Online]. Available:
http://datasheets.maxim-ic.com/en/ds/DS3232.pdf 37
[32] FT232R USB UART I.C. Incorporating Clock Generator Output and FTDIChip-ID
Security Dongle, Future Technology Devices International Ltd., Glasgow, UK, January
2006. [Online]. Available: http://www.acroname.com/robotics/parts/FTDI_FT232r.pdf
37
[33] Double Data Rate (DDR) SDRAM, MT46V64M4 - 16 Meg x 4 x 4 banks, MT46V32M8
- 8 Meg x 8 x 4 banks, MT46V16M16 - 4 Meg x 16 x 4 banks, Micron Technology,
Inc., 2003. [Online]. Available: http://download.micron.com/pdf/datasheets/dram/ddr/
256MbDDRx4x8x16.pdf 38
[34] TERMINATION FOR POINT-TO-POINT SYSTEMS, Micron Technology, Inc., 2001,
accessed: 27 March 2009. [Online]. Available: http://download.micron.com/pdf/
technotes/TN4606.pdf 38, 172
[35] HFBR-0508 Series HFBR-1528 Transmitter HFBR-2528 Receiver 10 Megabaud Versatile
Link Fiber Optic Transmitter and Receiver for 1 mm POF and 200 um HCS,
Avago Technologies, December 2007, accessed: 20 March 2009. [Online]. Available:
http://www.avagotech.com/docs/AV02-0909EN 39
[36] SN55451B, SN55452B, SN55453B, SN55454B, SN75451B, SN75452B, SN75453B,
SN75454B DUAL PERIPHERAL DRIVERS, Taxas Instruments, Dallas, Texas, September
1999, accessed: 26 February 2009. [Online]. Available: http://pdf1.alldatasheet.com/
datasheet-pdf/view/28175/TI/SN75451B.html 39
[37] N. Mohan, T. M. Undeland, and W. P. Robbins, Power Electronics Converters, Applica-
tions, and Design, Third, Ed. John Willey & Sons, inc., 2003, iSBN: 978-0-471-22693-2.
45, 49, 182
[38] H. du T. Mouton and B. Putzeys, “Digital control of a pwm switching amplifier with global
feedback,” in AWS 37th International Conference, Hillerod, Denmark, August 2009. 47
Stellenbosch University http://scholar.sun.ac.za
BIBLIOGRAPHY 231
[39] R. D. Middlebrook and S. Cúk, “A general unified approach to modelling switching con-
verter power stages,” in IEEE Power Electronics Specialists Conference Record, 1976, pp.
490–496. 49
[40] J. van der Merwe, “Natural balancing mechanisms in converters,” Ph.D. dissertation, Uni-
versity of Stellenbosch, March 2011. 105
[41] D. Holmes and T. Lipo, Pulse Width Modulation For Power Converters, Principles and
Practice. Piscataway, NJ: IEEE Press, 2003. 105
[42] T. Blooming and D. J. Carnovale, “Application of ieee std 519-1992 harmonic
limits,” in IEEE IAS Atlanta Section, September 2007. [Online]. Available: http:
//ewh.ieee.org/r3/atlanta/ias/IEEE_519.pdf 142
[43] J. W. Nilsson and S. A. Riedel, Electric Circuits, 7th ed. Pearson Education Inc., 2005,
iSBN: 0-13-127760-X. 162, 163
[44] ZMM1 ... ZMM75 (500 mW) Surface mount Silicon Planar Zener Diodes, Diotec Semi-
conductors AG, July 2007. 162
[45] BAT54 series Schottky barrier (double) diodes, Phillips Semiconductors, March 2002,
accessed: 6 Mei 2009. [Online]. Available: http://docs-europe.electrocomponents.com/
webdocs/002f/0900766b8002f166.pdf 162
[46] K. Chan, “Design of differential filters for high-speed signal chains,” Texas
Instruments, Tech. Rep., 2010, accessed 23 February 2009. [Online]. Available:
http://focus.ti.com.cn/cn/lit/an/slwa053b/slwa053b.pdf 166, 170, 171
[47] Hardware Tips for Point-to-Point System Design: Termination, Layout and Routing,
Micron Technology, Inc., 2008, accessed: 27 March 2009. [Online]. Available:
http://download.micron.com/pdf/technotes/DDR/tn4614.pdf 173, 174, 176
[48] Stub Series Terminated Logic for 2.5 V (SSTL-2), JEDEC Std., Rev. JESD8-9B, May
2002, accessed: 20 April 2009. [Online]. Available: http://www.jedec.org/download/
search/jesd8-9b.pdf 174
[49] Microstrip transmission line characteristic impedance calculator. Chemandy Electronics.
Accessed: 16 April 2009. [Online]. Available: http://chemandy.com/calculators/
microstrip_transmission_line_calculator_Hartley27.htm 176
[50] B. C. Waddel, Transmission Line Design Handbook. Norwood, MA: Artech House,
1991, iSBN: 0-89006-436-9. 176, 177
[51] (1999) Differential stripline impedence calculator. Idea Consulting. Accessed: 23 April
2009. [Online]. Available: http://www.ideaconsulting.com/dstrip.htm 177
[52] 10 Megabaud Versatile Link Fiber Optic Transmitter and Receiver for 1 mm POF and
200 um HCS, Avago Technologies, 2007, accessed: 20 March 2009. [Online]. Available:
http://www.avagotech.com/docs/AV02-0909EN 178
Stellenbosch University http://scholar.sun.ac.za
